## AutoMax<sup>®</sup> Pulsetach Input Module

M/N 57C421B

Instruction Manual J-3680-3



The information in trialuser's manual is subject to change without notice.

## DANGER

ONLY QUALIFIED ELECTRICAL PERSONNEL FAMILIAR WITH THE CONSTRUCTION AND OPERATION OF THIS EQUIPMENT AND THE HAZARDS INVOLVED SHOULD INSTALL. ADJUST, OPERATE, OR SERVICE THIS EQUIPMENT. READ AND UNDERSTAND THIS MANUAL AND OTHER APPLICABLE MANUALS IN THEIR ENTIRETY BEFORE PROCEEDING. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN SEVERE BODILY INJURY OR LOSS OF LIFE.

### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

### WARNING

REGISTERS AND BITS IN THE MODULE THAT ARE DESCRIBED AS "READ ONLY" OR FOR "SYSTEM USE ONLY" MUST NOT BE WRITTEN TO BY THE USER. WRITING TO THESE REGISTERS AND BITS MAY RESULT IN IMPROPER SYSTEM OPERATION. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN BODILY INJURY.

**CAUTION:** This minute contains static sons five components. Caralless handling can cause severe camage. Do not puch the connectors on the back of the module. When not in use, the module should be stored in an artistatic bag. The classic covershould not be removed. Failure to observe this precaution could result in camage to or destruction of the equipment.

Belder A is a registered trademark of Belden, Inc.

Autol/ax<sup>2</sup> and Relance<sup>2</sup> are registered tracentarks of Reliance Electric Company or its subsidiaries.

## **Table of Contents**

1.0	Intr	oduction			1-1
	1.1	Related Publications	÷	1.2	11
	1.2	Related Hardware	9	281	1-2
2.0	Mes	chanical/Electrical Description			2-1
	F 1	Mechanical Description	46	1.4	2.1
	22	Dectr cal Description	8.1	35	23
3.0	Inst	tallation			3-1
	31	Wring	25	54	3-1
	3.2	Initial Installation	aa		3.1
	3.3	Module Replacement	÷.	10	3-
4.0	Pro	gramming			4-1
	4.1	Modes of Operation	÷	214	2-1
		4.1.* Fositioning Mode		de la	41
		4.1.2 Scool Detection Meen	÷.	104	4.2
		4.1.3 External Laton Mode	÷	0.2	4.2
		4.1.4 Timer Mada	22.111	100	4-3
	1.2	Register Organization	2	274	12
		4.2.1 Counter Data Latch Registers (Registers 0.1)	21		44
		4.2.2 Counter Update Register (Redister 2)			1.5
		4.2.3 Comparator Registers (Registers 3.4)	ŝ		4.6
		4.2.4 Interruct Status Control Register (Register 5)	11		7.6
		4.2.5 Mode Definition Register (Register 6)			4.9
		4.2.6 Module Status Register (Register 7)	4 I	2.22	4.11
	4.3	Variable Configuration	1.	1.14	4 14
	4.4	Applying the Module	S	1.1	4-15
		4.4.1 Speed Mode Example			2-15
		4.4.2 Positioning Mode Example	ñ -	154	4-16
		1.4.3 Timer and Latch Mode Example	S	10.1	7-18
	4.5	Using Interrupts in Application Tasks			4 19
	1.6	Restrictions	2	134	7-18
		4.6.1 Writing Data to Begisters	2	1	4.19
		4.6.2 Use n Remote I/O Recks			1.20
		4.6.3 Fulsetach Feedback Precautions	÷.		4 20
5.0	Dia	gnostics and Troubleshooting			5-1
	a.1	Incorrect Data			a-1
	1.2	Bus Error	÷.		4.4
	5.3	Interrupt Problems	8	18	5.5
		5.3.4 No Interrupts	S	18	6-6
		5.3.2 Hardware Event Time-cul			5-7
		5.3.8 Hardward Event Court Limit Exceeded	1		4.7
		5.3.4 Illegel Internuct Detected	1		5-8

## Appendices

Appendix A Technical Specificstional	11		A-1
Appendix			
Module Block Diagram	12.5		B-1
Appendix			
Field Connections	*		Ç-1
Appendix D			
Belated Components	ς.	-	D-1
Appendix E			
Module 57421-1, 57C421A, and 57C421B Compatibility .	÷ż.	0	E-1
Appendb: F			
Defining Variables in the Configuration Task	8		F-1
Appendix G			
Memory Mas	11		G-1

## List of Figures

Figure 2.1	Medule Faceplate	0.047	22
Figure 2.2	- Relationship of Pursetach Direction to Counter Value		2.3
Fgure 2.3	Module Palsetach Input Circuitry	5.	24
Fgure 2.4	<ul> <li>Module Digital Input Circuitry</li> </ul>	08	2-0
Figure 3.1	- Rack Slot Numbers	06.5	3.2
Figure 3.2	<ul> <li>Typical Pulsesuch Connections for a plot 12 VBC</li> </ul>		
	Differential Input	1000	3-9
Fgum 3.3	<ul> <li>Typical Pulsevach Connections for a Single-Inded.</li> </ul>		
	Input with External Pull-Up Resistor	1.146	3-6
Fgure 3.4	<ul> <li>Typical Pulserach Connections for a Single-Inded.</li> </ul>		
	Input with Kol External Pull-Up Resistor	1.1.1	3.7
Egun 3.5	- Typical Pulseach Connections for 5 Single Channel In	put	3-8
Figure 1.1	- Counter Status During Positioning Mode	833	7-1
Fgure 1.2	- Counter Status During Speed Detection Mode		1.2
Fgure 1.3	- Counter Sistus During External Laton Mode		1.3
Figure 1.4	- Counter Status During Timer Mode	1.1	1.3
Fgure 1.5	- Pulsetach Module Register Organization		14
Fgure 1.6	- Counter Data Latch Registers (Registers 0-1)	1.44	12
Fgure 1.7	<ul> <li>Counter Update Register (Register 2)</li> </ul>	1.22	1.5
Fgure 1.8	- Comparator Registers (Registers 3-/)	1.14	7-5
Figure 1.9	- Interrup, Status Control Repister (Register 5)	1.2.5	1-8
Figure 1.10	- Mode Definition Register (Register 6)		2-11
Fgure 1.11	- Module Status Register (Register 7)		7-11
A CONTRACTOR OF A CONTRACTOR O	FIGURA DE LA REPORT DE L'INVERSE DE NOCH DE LA REVORT DE LA REVORT DE LA REVORT DE LA REVORT DE LA REVORT DE LA REVORT DE LA REVORT DE LA REVO REVORTA DE LA REVORT DE LA REVORT REVORT DE LA REVORT DE LA REVOR REVORT DE LA REVORT DE LA REVORTA DE LA REVORT DE LA		

## 1.0 INTRODUCTION

The products described in this instruction manual are manufactured or distributed by Reliance Flochte Industrial Company.

The Pulsetsch Input module (M/N 57C121B) is used to accumulate pulses from a photo-electric pulsetach. The pulsetach can be either single for ouel channel with SV or 12 VDC inputs. The module contains a 24-bit counter, a 24-bit comparator, and a 16-bit internel timer, It can accept an input frequency up to 150 kl iz. Digits inputs (sV to 12 VDC) are provided for a latch input, count stop input, and origin input

The module can be programmed to interrupt on a variety of conditions, a periodic time interval, an external latch input, an external locunt stop input, is marker (Z) pulse and origin input, or succemparator equal condition.

In order to use interrupts on this module if must be located in a rack containing at least one Processor module. Interrupts cannot be used with Pulsetach input modules located in remote racks.

This manual describes the functions and specifications of the module, how to install and service the module, and programming information

## 1.1 Related Publications

You must be familiar with the instruction manuals which describe your system configuration. These may include, but are not limited to, the following:

- J-8675 AutoMax ENHANCED BASIC LANGUAGE INSTRUCTION MANUAL
- JA3876 AutoMex CONTROL BLOCK LANGUAGE
   INSTRUCTION MANUAL
- J-3850 AutoMicx PROCESSOR MODULE INSTRUCTION MANUAL
- J2-3094 AutoMsx ENHANGED LADDER LANGUAGE EDITOR
- Your Resource AutoMax PROGRAMMING EXECUTIVE INSTRUCTION MANUAL.
- Your personal computer and DOS operating system manuals.
- IEEE-518 GUIDE FOR THE INSTALLATION OF ELECTRICAL EQUIPMENT TO MINIMIZE ELECTRICAL NOISE INPUTS TO CONTROLLERS FROM EXTERNAL SOURCES

The thick block has shown on the right-hand margin of this page will be used throughout this instruction manual to signify new or revised text or figures.

## 1.2 Related Hardware

M/N 57C/21 contains one AutoMax Pulsetach Input module. The module is used with Terminal StricyCable Assembly M/N 57C372, which must be ordered separately. This assembly is used to connect field signals to the faceptate of the module.

## 2.0 MECHANICAL/ELECTRICAL DESCRIPTION

The following is a description of the tsceptate LEDs field termination connectors, and the electrical characteristics of the module.

## 2.1 Mechanical Description

The Pulsetech Input module is a printed circuit board assembly that plugs into the backplane of an AutoMax<sup>®</sup> rack. It consists of the printed circuit board, a faceplate, and a protective enclosure.

I he taceplate conteins tabs at the face and pottom to simplify removing the module from the rack. Module dimensions are listed in Appendix A. The back of the module contains two edge connectoral that attach to the system backgione.

The faceplate of the module contains six LED module status indicators and a female connector socket, input signals are brought into the module via a multi-conductor cable (M/N 57G578). One end of this cable has a plug that mates with the faceplate connector while the other one of the cable has stake-on connectors that are attached to a terminal sit p for conventiont and with ig connections. The module's faceplate connector socket and the cable's alug have provisions for keying the cable to its respective module to preventice, nection of the cable into the wrong module.

The six LEDs on the laceblate of the module are shown in ligure 2.1. The first three LEDs are lisbeled "COUNT STOP" "LATCH" and "CLEAR". These LEDs correspond to the module's three external digital inputs. They tarm on whenever their corresponding input is true (high) regardless of whether the input has been enabled on the module (see replace 6).

The next two LEDs are labeled "FCRWARD" and "REVERSE". These LEDs, when on, indicate whether the counter is counting pulses in the forward direction on in the reverse direction.

The last LED is labeled "CCLK OK". When this LED is on, it indicates that the corecant clock (CCLK) signal is present on the backplane.



Figure 2.1 - Module Faceblate

## 2.2 Electrical Description

The module contains a pulsetsch-to-digital converter that supplies data to a 24-bit up/cown counter. See ligure 2.2. The counter counts up as it follows the pulses received from the pulsetach luming in the forward direction. It counts down as it follows the pulsets received from the pulsetach in the reverse direction.



-Igure 2.2 - Relationship of Pulaetach Direction to Counter Value

I se counter data la istohec (Le., trozen in fime) and tropatered to latch registers at user-specified intervals. The application program accesses the counter ceta torough the laten registers.

The module also contains an internal 200 kHz clock that can be used for throng operations.

The module's pulse ach input circuitry is shown in figure 2.3.



Figure 2.3 - Module Pulsetach input Circuitry

The module provides three external digits, inputs which are enabled through software (see register 6). Each input causes the module to perform a specific function at the occurrence of an external signal on that input as shown below:

- Origin Clear locut Reset the counter
- External Latch Input Read the counter
- · External Count Step Input Step the counter

The modure's digital input dircuitry is shown in figure 2.4.



Figure 2.4 - Module Dig tal Input Circuitry

## 3.0 INSTALLATION

This section describes how to install and remove the module and its cable assembly.

**CAUTION:** The user is responsible for conforming with all applicable local instibutional and international codes. Failure to observe this precaution oculo result in damage to, or destruction of, the equipment.

## 3.1 Wiring

The installation of wiring anould conform to all applicable codes.

To neurce the possibility of electrical noise incidering with the proper operation of the control system, exercise care when installing the wiring from the system to the external devices. For detailed recommendations refer to publication IEEE 518.

## 3.2 Initial Installation

Use the following procedure to install the module:

## WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

- Step 1 Remove power from the system. Power to the rock as well as all power to the wring leading to the module should be off.
- Step 2. Take the module out of its shipping container. Take the module out of the artistatic bag. Be careful not to touch the connectors on the back of the module.
- Step 3 Insert the module into the desired a of in the rack. Refer to figure 3.1. Use a serewdriver to secure the module into the alot.
- Step 1. Mount the terminal strip (from cable assembly M/N 57C372) on a panel. The terminal attip should be mounted to allow easy access to the acrew terminals. Be sure the terminal strip is close enough to the rack so that the osble will reach between the terminal strip and the module. The cable assembly is approximately 60 inches long.



Figure 3.1 Back Slot Numbers

Step 5. Attach the outlastisch out leave the mechanical coupling between the pulsatisch and the motor or fowmeter unconnected.

> Fasten the field wires from the pulsetaon to the cable assembly siteminal stip. Typical field connections are shown in figures 3.2 to 3.5.

Note that 5V open-collector inputs require 464 onm, 1/2 wett pull-up resistors while 12V open-collector inputs require 1000 ohm, 1/2 wett pull-up realators. Also note that the output open-collector translators in the pulsetech should have more than 12 mA or current driving capability.

Use twisted pair wire, connected as shown, for the cabling between the pulsetach and the terminal strip. If you use who with less than 2 twists per inch, it should be shielded. Note that the shield should only be connected at one one. Ground the cable shield on the module size. The recommended twated-pair who is Balden<sup>14</sup> 6/6<sup>4</sup> cable or equivalent.

Cable length should not exceed 600 teel. Maximum operating cable length for your installation is dependent upon the type of cable you use and the way the pursetach is wired to the module.

Step 6. Mount the outsetach s external power supply. The external power supply should be able to provide either 5 V at 25 mA plus the pulsetach's power requirements or 12 V at 25 mA plus the pulsetach's power requirements. Gheck the specifications of the pulsetach you will be using.

Fasten the wres from the power supply to the pulsetach For best results, the power supply voltage should be adjusted to provide the specified voltage at the pulsetach. Step 7 You may need to add termination resistors to installations where the twisted pair cable length from the pulsetach to the module exceeds 200 feet. The resistor value should be sateded dynamically to provide the proper waveform.

See figure 3.2 for typical termination resistor connections.

For 5 VDC inputs, the termination resistors connect hetween:

- terminals 12 and 14 (nput A).
- terminals 15 and 17 (input B);
- term nais 18 and 20 (nput Z).

For 12 VDC inputs, the termination resistors connect between.

- torin nals 2 and 14 (input A)
- terminals 3 and 1 < (input B).</li>
- terminals 4 and 20 (input Z).

When a pulsetach is wree for open collector operation, the termination resistors should be placed as shown in figure 3.3.

Step 8 Insert the cable assembly a (M/N 57C372) field terminal connector into the mating half on the module. Use a screwdriver to secure the connector to the module.

Note that both the module and the tell terminal connector are equipped with "keys" as shown in figure 2.1. These keys should be used to prevent the wrong cable from being connected to a module in the event that connector needs to be removed and then re-altached later.

At the time of installation, rotate the keys on the module and the connector so that they can be connected together securely. It is recommended that, for modules so ecuipand, the keys on each successive module in the rack be rotated one position to the right of the keys on the areceding module.

If you use this method, the keys on a particular connector will be positioned in such a way as to fit together only with a specific module, and there will be fittle chance of the wrong connector being attached to a module.

- Step 9 Check the wiring and be aure all connections are light.
- Step 10. With the pulsebach disconnected from the motor, apply power to the rack and the pulsebach. Use an oscilloscope to test the signal from the pulsebach. The signal at the terminal strip should be a clean source wave of 5 or 12 solts.
- Step 11. Verily the installation using the Programming Executive software. Refer to the AutoMax Programming Executive manual for more information.

Select the I/O Monitor function. For local I/O, enter the slot number and register number (0-7) of the Pulaetech module. For remote I/O, enter the alot number of the master Kernote I/O module, the remote I/O cmp number, the alot number of the Pulsetsch module, and the register number (0-7).

Monitor the counter register and rotate the pulsetsch Verily that the counter register ocurus in the proper direction. If the pulsetsch rotates in the wrong direction, which causes the counter register to count in the wrong direction. The pulsetsch input wires must be switched. In a single-ended wiring configuration, awap the A and B inputs. In a cifferential wiring configuration, awap the A and not A inputs.

Step 12. Turn off power to the rack and pulsetach. Connect the mechanical ocuping between the molor and the pulsetach. Turn on cower to the system.

## 3.3 Module Replacement

Use the following procedure to replace simpdule.

### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OF REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

- Step 1. Furnioll power to the rack, pulsatache, and field wring.
- Step 2. Use a screwdriver to loceen the screws holding the cable assembly s (MN 57C372) field wring connector to the module. Remove the cable connector from the module.
- Step 3. Loosen the sectows that hold the module in the rack. Berrove the module from the slot in the rack.
- Step 4. Flace the module in an anti-static bag, being careful not to bouch the connectors on the back of the module. Place the module in the cardocard shipping container.
- Step 5. Take the new module out of the anti-static bag it came in. Be careful not to touch the connectors on the back of the module
- Step 6. Insert the module into the desired slot in the rack. Use a screwdriver to secure the module into the slot.

Note that if you are replacing a 57421-1 module with a 570421A or later module, you must add the three jumpers shown in ligure 3.4 to the terminal strip of the replacement module in order for the module to operate property. (cumper from terminal 14 to terminal 17, and jumper from terminal 17 to terminal 20.)

If you were using a 57/21-1 module with 5 V differential inputs, you must write a zero into bit 11 of register 6. St 11 is no longer required to select differential inputs. Bit 11 now selects the polarity of the Z pulse

- Attach the cable assembly sitials within connector to the mating half of the connector on the module. Use a screwdrive to secure the connector to the module.
- Stap 8. Further power to the rack, the cutaetach, the motor, sinclude the liate wining.









## 4.0 PROGRAMMING

This section describes how the data is organized in the module and provides even alles of how the module can be accessed by the application program.

## 4.1 Modes of Operation

The indoute's counter data can be utilized in one of four ways:

- positioning mode.
- speed detection mode
- extensi latch mode.
- time mode

Each mode of operation is described in the toil owing sections. Note that the space orders on, ordernal caten, and timer modes require the use of hardware interrupts for proper timing. To use the module in these modes, the module must be located in a tack containing a Processor module. Interrupts are not supported in remote riscks. See section 4.5 for more information about using interrupts.

## 4.1.1 Positioning Mode

Postioning mode is the module's default mode of operation at power up. In this mode, the courter value is read and transferred to the latch registers wherever the application program requests counter data. The latch registers hold this value until the next data request is received. The counter is not automatically reset when it is read. See figure 4.1.



Figure 4.1 - Counter Status During Positioning Model

## 4.1.2 Speed Detection Mode

Speed detection mode is chahled by setting the Timer Interrupt. Enable bit (register is bit (i) to 1. In this mode, the counter value is read and transferred in the latch registers each time the time period detined in the Update Register (register 2) expires. Each time the counter is read, the counter is reach to zero and an interrupt is generated. The latch registers hold the latched counter value until the counter is read again. Bater to tigure 4.2.



Figure 4.2 - Counter Status During Speed Detection Model

## 4.1.3 External Latch Mode

External latter mode is enabled by aetting the Enable External Latch input bit (register 6, bit 0) to one. In this mode, the counterivalue a read and transferred to the latch registers at the occurrence of an external signal on the input connected to terminal 8. This signal can be from a push button, photo-sensor, or a similar device. Patento figure 1.3

The latch registers can be program too to be either leading edge-triggeree or trailing edge-triggeree. The status of register 5 bit 14 (External Latch Input Select) defines when the external latch input is considered to be true. The counter is not automatically rose: when it is read. To generate an interrupt when the counter is read, the External Latch Interrupt Enable bit (register 5, bit 5) must be set to 036.



Figure 4.3 - Counter Status During External Latch Model

## 4.1.4 Timer Mode

Timerimode is enabled by setting the Timer/Counter Select bit (register 5, bit 15) to one. In this mode, the module's 200 kHz block serves as a pulse generator which provides constant and uniform pulses to the counter's input, when the input pulses are used in conjunction with the external latch signals, the time interval between two events can be measured. No externel withing is needed to use the 200 kHz block as a counter input. See floure 4.4.



## 4.2 Register Organization

The module contains registers for the pulse counter, the comparator, the timer, module status, and module control. The register organization is shown in figure 1.5. The following sections describe each register in detail. A detailed memory map can be found in Appendix 6. Note that at power up, all registers size desired (reset to zero).

Register	Description
c	Counter Data Latch Register
1	Counter Data Latch Register
2	Counter Update Register
3	Comparator Register
4	Controlatator Heclater
5	Internuo: Status and Control Recister
6	Mode Definition Register
	Module Status Begister

Figure 4.5 - Pulsetach Module Register Organization

## 4.2.1 Counter Data Latch Registers (Registers 0-1)

Hegistera 0 and 1 coutain a latched copy of the contents of the module's 24-bit signed counter. Refer to figure 4.8.

The argest value that the counter can hold is +/- 9,388.657. This information can be accessed by referencing registers 0 and 1 as a long integer or as an integer by referencing register 1. Bb 7 of register 0 is the sign bit. Dis 8 to 15 are a ways set to the state of bit. 7. Reference the counter as an integer (register 1) if the counter value will exceed 32767, reference the counter has a long integer. These registers are read only.



Figure 4.6 - Counter Data Latch Registera (Registera 0-1)

## 4.2.2 Counter Update Register (Register 2)

Register 2 contains the update period for reading the counter and updating the latch registers. Refer to figure 4.7. The update period is equal in the value in register 2 plus one. Each court in this register Is equivalent to 500 microseconds. For example, if you want data latched every 22 msect, assign register 2 a value of 43 ([22 msect/5 msec]] 1 = 43). The update before may range from 500 microseconds. This register is read/write and is ensibled whenever bh 5 or register 5 (Timer Internuct Endets), a set

								B	ilb							
	15	14	15	12	11	10	Q	8	7	б	5	4	3	2	1	0
Register 2					ŝ.		upda	i.e p	erios				ŝ-			1

Figure 4.7 - Counter Update Register (Register 2)

## 4.2.3 Comparator Registers (Registers 3-4)

Registers 3 and 4 contain a 24-bit signific comparator. Befor to figure 4.6. Bit 7 of register 3 is the sign bit. Bits 8 to 19 are always set to the state of bit 7. The largest value that can be stored in the comparator 5.17 = 8,388.607

This information can be accessed by referencing registers 3 and 4 as a long integer or as a simple integer by referencing register 4. If the comparator is referenced as a simple integer, it can contain only positive numbers less than priecusil to 32767. This register is reac/write.



Figure 4.8 - Comparator Registers (Registers 3-4)

## 4.2.4 Interrupt Status Control Register (Register 5)

The bits in register 5 are used to cheale interrupts and actine other module characteristics. This register is read/write. Befor to figure 4.9.

### WARNING

BITS 0, 1, 2, 7, AND 15 ARE CONTROLLED BY THE OPERATING SYSTEM AND MUST NOT BE WRITTEN TO BY THE USER. WRITING TO THESE BITS MAY RESULT IN ALL OUTPUTS BEING TURNED OFF AND ALL TASKS IN THE RACK BEING STOPPED. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

#### Bit: D

Deecription: System use only. Bit: 1

Description: System use only. Bit: 2

Description: System use only.

Bits: 3 snd 4

Description: Counter Glear Control.

I neee bits srelused to define the conditions under which the equator is inset to zero.

Bit 3	Bit 4	Condition
0	0	Never clear (1)
0	1	External latch (2)
	0	Counter equal comparator
19 A.	. 1	Atter counter la read (3)

(1) Bit 14 of this register must also be set to one.

(2) The external latch input must also be enabled (register 6, bit 0).

(2) This feature is not available in external later mode (i.e., register 6, bit 0 = 4).

NOTE, if the mousle is set up to orear the counter sher the counter is read (bits 5 and 4 = zero), using the Variable Monitor or the itO monitor function to munitur register 0 and/or 1 will cause the counter register to read.

### Bit: 5

Description: Timer Interrupt Enable

When this bit is equal to one (i.e., speed detection mode), the counter data is latched, an interrupt is generated, and the oculter sreset each time the time period specified in register 2 (Counter Update Begister) explicit. (Note that if bit 14 is also set to one, the counter will not be cleared after an interruct.)

If the status of bit 5 is changed to zero after the module has been operating in the speed detection mode, the counter data will be latched when bit 5 makes the transition from one to zero and the counter will not be reset.

#### Bit: 8

Description: Cenerate CCLK

When this bit is set to one, the most of vir provide the CCLK signal to the rack backplane. The CCLK signal can be generated by this mostle, an Analog Input module (M/N 57C409), a Resolver Input

module (M/N 57C411), or a Universal Drive Controller module (B/M 0-57552 or 0-37652). Only one module per rack may provide the CCLK signal.

If the Pusetsch Input module does not detect the GULK signal on the beckplane, it will use its own internal clock. (Under this condition, the GULK OK LED on the module takep ate will be off.) Note that if the rack contains more than one module that can generate the GGLK signal, the backplane GULK signal must be turned on by one of the modules in order to synchronize the modules.

#### Bit: 7

Description: System use only.

### Bit: 6

Description: Example Laton Interrupt Enable

When this bit is act to one, an interrupt is generated when the transition specified in register 8, bit 14 (External Latch Input Select) occurs. When an external latch interrupt occurs, you must reset the interrupt by writing sizero to register 7, bit 13 (External Latch Status Fiesel).

#### Bit: 9

Description: External Count Stop Internust Enable

When this bit is set to one, an interrupt is generated when the condition specified in register 6, bit 12 (Count Stop Input Select) occurs. When an external count stop interrupt occurs, you must rese, the interrupt by writing a zero to register 7, bit 14 (External Count Stop Status Reset). Note that the inhibit Counter bit (register 6, bit 9) is step set, internally by the module when an external count stop interrupt occurs and must be reset after each interrupt to enable the module to count again.

#### Bit: 10

Description: Z Pulse and Origin Interrupt Enable

When this bit is set to one, an interrupt is generated whenever the Z Pulse and origin clear input signals are activated. Note that the Origin/Clear Status bit (register 6, bit 10) must be set to 0. When a Z pulse and origin interrupt occurs, you must respt the interrupt by orting a zero to register 7, bit 15 (External Origin/Clear Status Respt). For additional information, refer to register 6, bit 10

#### Bit: 11

Description: Comparator Equal Interrupt Enable

When this bit is set to one, an interrupt is generated when the countervalue equals the comparator value as indicated in register 7, bit 4 (Counter Equals Comparator Status), when a comparator equal interrupt occurs, you must reset the interrupt by writing a zero to register 7, bit 12.

You must set the comparator value before you enable the comparator equal interrupt (register 9 bit 11)

Note that if you do not set the comparator value parameters are equal to the interrupt at power up (when all internal registers are equal to zero), a comparator equal interrupt, will be issued and error "1b" will be displayed on the faceprate of the Processor.

#### Bit: 12

Description: Pulse Multiplier

This bit specifies how the incoming pulses from a quadrature pulse tach are multiplied. If the bit is set to prie, the incoming frequency is

multiplied by four. If the bit is set to zero, the incoming pulses are multiplied by two.

If a single-channel puiselach is connected to the module, this bit should be set to zero. Incoming puises from a single-channel puisetach are not multiplied.

## Bit: 13

Description: Timer/Courter Select

When this bit is set to one, the module functions as a time- using ital internal 200 kHz clock (no external cabling from the pulsetach is required). If the bit is set to zero, the module functions as counter based on pulsetach inputs.

#### Bit: 14

Description: Gounter Glass inhibit

When this bit is set to one, the counter will not be cleans after an interrupt while the module is operating in speed detection mode. Note that bits 3 and 4 of this register must both be set to zero to activate this feature. When this bit is set to zero, the module will operate in speed detection mode as described in section 4.1.2; i.e., the counter will be cleared after each interrupt.

### Blt: 15

Description: System use only.



Figure 4.8 - Interrupt Status Control Register (Register 5)

## 4.2.5 Mode Definition Register (Register 6)

Register 6 is a control register used to define the module sloperating mode. Befor to figure 4.10. This register is mac/or to.

### WARNING

BITS 4, 9, 6, AND / ARE CONTROLLED BY THE OPERATING SYSTEM AND MUST NOT BE WRITTEN TO BY THE USER. WRITING TO THESE BITS MAY RESULT IN ALL OUT PUTS BEING TURNED OFF AND ALL TASKS IN THE RACK BEING STOPPED. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

### Bit: 0

Description: External Laton Enable

Bit 0 is used to enable the external latch input. When this bit is set to one and the external latch input makes the transition specified by register 6, bit 14, the value in the counter at that time will be stored in registers 0 and 1.

#### Bit: -

Description: Example Count Stop Enable

Bit 1 is used to enable the extential count stop input. When this bit is set to one and the external count stop input is sque to the condition specified by register 6, bit 12, the counter will stop counting.

#### Bits: 2 and 3.

Description: Count Reverse and Count Forward

Pits 2 and 5 are used to define the counter direction when the cleanorigin input is used to initiate the absolute position of an external device. When the clean/origin input is used for this purpose, you must define whether the counter should be counting forward or backward when the marker pulse resets the counter. Refer to register 6, bit 10 for more information.

Set bit 2 to one if the counter should be counting in the reverse direction. Set bit 3 to one if the counter should be counting in the torward direction.

## Bit: 4

Description: System use only.

Bit: 5 Description: System use on y.

Bit: 6 Description: System use only.

#### Bit: /

Description: System use only.

Bit: 8 Description: Type of Pulselach

Bit 8 defines the type of pulsetech connected to the module. This bit should be set to zero if a quadrature (A and B) culsetech is connected. A culorishine pulsetech is required to count forward and reverse pulses.

This bit should be set to one if a single input pulsetach is connected. A single-input pulsetach may be connected to either the A or B inputs. Note that with a single input pulsetach, the counter will always count up; however, the FORWARD and REVERSE LEDs will licker.

#### Bit: 9

Description: Inhibit Counter

Bit 9 is used to stop the counter from counting. When this bit is set to one, the counter will not count incoming pulses. Note that this bit is also set internally by the module when an external count stop interrupt occurs (see register 5, bit 8). This bit must be reset after an external count interrupt is generated to enable the module to count again.

#### Bit: 10

Description: Origin/Clear Selac.

Bit 10 is used to specify the action that occurs when the origin/clean input is true. If all 10 is equal to one, the origin/clean input is true, if all 10 is equal to one, the origin/clean input will reset the occurrent whenever it is in the same state as the value specified by register 6, bit 13, if bit 10 is equal to zero, the counter will be reset, when the origin/clean input is in the same state as the value specified by register 6, bit 13, the counter is counting in the direction specified by register 6, bit 2 or 3, and the marker (2) pulse occurs. The attent is typically used to initialize the absolute position of a machine.

#### Bit: 1

Description: 2 Fulse Folarity

Bit 11 is used to specify the polarity of the Z pulse. If bit 11 is zero (cafault), the Z pulse's logic is poslive. If bit 11 is one, the culse's logic is negative.

#### Bit: -2

Description: Count Stop Input Select

Bit 12 is used to specify when the count stop input is considered to be true. If this bit is zero, a high input signal (-V) will be considered to be true. If this bit is one, a low input signal (0V) will be considered to be true.

#### Bit: 13

Description: Origin/Clear input Select

Bit 13 is used to specify when the origin/dear input is considered to be true. If this off is zero, a high input signal ( , V) will be considered to be true. If this bit is one, a low input signs! (0V) will be considered to be true.

#### Bit: "4

Description: External Latert input Select

Bit 11 is used to specify when the external latch input is considered to be true. If this bit is zero, a high input signal 1–V) will be considered to be true. If this bit is one is low input signal (0V) will be considered to be true.

#### Bit: 15

Description: Reset Courter

Bit 15 is used to reset the 24 bit counter under software control. The counter is reset to zero obenever this bit is set.



Figure 4.10 - Mode Definition Register (Register 6)

## 4.2.6 Module Status Register (Register 7)

Register 7 contains module status and interrupt reset control bits. Refer to figure 4.11.

#### Bit: 0

Description: Carry Status

I als hit is set whenever a carry occurs from bit 7 of register 0 (i.e., the value of the counter has rolled over to zero in the positive direction). This bit is reset by writing a zero to register 7, bit 10.

### Bit: 1

Description: Borrow Status

This bit is set whenever a bonow occurs from bit 7 of register 0 (i.e., the value of the counter has rolled over to zero in the negative direction). This bit is reset by writing a zero to register 7, bit 11.

### Bit: 2

Description: Counter Greater Than Comparator

Bit 2 is set whenever the counter value (registers 0 and 1) is greater than the comparator value (registers 3 and 4).

#### Bit: 3

Description: Counter Less Than Comparator

Pit 3 is set whenever the counter value (registers 0 and 1) is less than the comparistor value (registers 3 and 4)

## Bit: 4

Description: Counter Equals Comparator

Bit 4 is set, whenever the counterivature (registers 0 and 1) is equal to the comparator value (registers 3 and 4). This of can be reset by writing sizero to register 7, bit 12.

### Bit: 5

Description: External Laten Input Status

Bit a contains the status of the external latch. This bit is set and latched whenever the external latch makes the transition apacilied by register 6, bit 14. Note that this bit will contain status data only if the Evennal Laten Enable bit (register 6, bit 0) is set. This bit is reset by writing a zero to register 7, bit 13.

### Bit: 6

Description: Exernal Count Stop Internal Status

Bit 6 is set and latched whenever the externel count stop input is equal to one. Note that this bit will contain stops information only if the Ecorer a Count Stop Encode bit (register 6, bit 1) is set. This bit is reset by writing a zero to register 7, bit 14.

### Bit: 7

Description: Origin/Clear Input Status

Bit 7 contains the status of the external or gineclear input. This bit is set whenever the external or gineclear input is true. This bit can be read, by writing a zero to register 7, bit 15.

#### Bit: 8

Description: GCLK Off

Bit 8 indicates that the CCLK signal on the backplane is off. This signal can be generated by this module (register 5, bit 6), an Analog Input module (M/N 57C409), a Resolver Input module (M/N 57C411), or a Universal Drive Controller module (B/N O 57552 or 0 57652). Only one module per tack may control the CCLK signal.

If the modure does not detect the CCLK signal on the backplane, it will use to own internal clock. (Uncer this condition, the CCLK OK LED on the module faceptate will be off.) However, if the rack contains more than one module that can generate the CCLK signal, the backplane CCLK signal must be turned on in order to synchronize the modules.

#### Bit: 9

Description: Pulse input Direction

Bit 9 contains the direction of the tast count read in by the counter. The counter's direction can be either forward (2) or reverse (1).

#### Bit: 10

Description: Carry Status Reset

Bit 10 has a default value of one. Writing a zero to this bit will reset the Carty Status bit (register 7, bit 0), but subsequent reads will return a value of one.

#### Bit: 11

Description: Borrow Status Reset

Pit 11 has a default value of one. Writing sizero to this bit will reset the Borrow Status bit (register 7, bit 1), but succeduent reeds will return a value of one.

## Bit: 12

Description: Counter Equals Comparator Status Reset

Bit 12 has a default value of one. Writing a zero to this bit will reset the Counter Equals Comparator Status bit (register 7, bit 4; and the comparator equal interrupt (see register 6, bit 11; but subsequent reace will return a value of one.

#### Bit: 13

Description: Extended Laten Status Reset

Bit 13 nas a default value of one. Writing a zero to this bit will reset the External Latch Status bit (register 7, dit 5) and the external latch interrupt (see register 5, bit 8), but subsequent reads will return a value of one.

### Bit: -/

Description: Exampli Count Stop Statue Rese.

Bit 14 has a default value of one. Writing a zem to this bit will reset the Enternel Count Stop Status bit (register 7, bit 6) and the external count stop interrupt (see register 5, bit 9), but successent reads will return a value of one. Note that the inhibit Counter bit (register 6, bit 9) also must be readt after an external count stop interrupt is generated.

### Bit: 'a

Description: Example Origin/Clear Status Reset

Eit 15 has a default value of one. Wrung sizero to this bill will reset the External Origin/Clear Status bit (register 7, bill 7) and the Z pulse and origin interrupt (see register 5, bit 10), but subsequent reads will return a value of one.



Figure 4.11 Module Status Register (Register 7)

## 4.3 Variable Configuration

Before an application task can be written, you need to configure, or define, system-wide data such as the registers on the Pulsetach input module as variables. These are variables that must be globally accessible to more than one task in the rack.

For DCS 5000 and AutoMax Version 2.1 and earlier, you define system-wide variables by writing a Configuration teak. For AutoMax Version 3.0 and later, you define system-wide variables using the AutoMax Programming Executive configuration forms. After the variables are defined, you can generate the configuration file sufomatically.

If you are using AutoMax Version 2.1 or earlier, refer to Appendix E for examples that show how to define variables in the configuration task. If you are using AutoMax Version 3.0 or later, see the AutoMax Programming Executive for information about configuring variables.

## 4.4 Applying the Module

In order for hardware to be referenced by application software it is first necessary to satign symbolic names to the hs/dware. This is accomplianed in the configuration, as described in the section 4.3.

Each task that wishes to reference the symbolic names assigned to the Pulsetach input module may do so by declaring these tames COMMON. Once this has been done, any reference to those symbolic names within the task will reference the bit of register defined in the configurations.

The frequency with which casks read input variables and write output variables depends on the programming language being used Ladder Logic and Control Block tasks read all their inputs once at the beginning of each scan, regardless of how often the inputs are referenced in the task and write all cutput variables as the end of the scan. BASIC statements (even within Control Block tasks) read an input each time it is referenced and write an output each time it is referenced.

## 4.4.1 Speed Mode Example

The following is an example of a Control Block task that handles interrupts from the module. All variables declared as COMMON are assumed to be previously been defined during configuration.

In the example below, the module is continuously accumulating pulses from a subsetach. The module is set up to capture the value of the counter stia periodic rate and then generate an interrupt. This task could be used to read in counts and then accumulate them in software. If could also be used to generate a velocity signal (cxid).

```
SPEED MODE EXAMPLE
2
          I TASK NAME , P3 SPEED
5
z
          FR CREVER
η.
1000
         CONVON UNDERST
                                      905curve: next time.
1005
          CONTRACTOR DOC PA
                                      Othern pland stat is register.
1015
          CONSIGN CODE 5.
                                       Ulation er dala
          SOMMON MULTIPE
                                       TP. b. milider
1015
1020
          COMMON COLLS ENDS
                                      100. Ge alle
          COMMON MT. 3,0
                                       2 Timer internationable
1077
1275
          DOAL COUNTER MALIES
                                      VOcume valie horo bilferi
2100
          WHITE ON
                                       9P issin Helertines I
9200
          14 14 - 28
                                      Wiee: every 50 milleeconde
3201
23.2
          18e, al ether time air the welche et-
23.3
         I futedonei ung tastina takti
2204
3005
1011
         I The following statement concerns the name COUNTER, EVENT.
1002
         I to the manuforderhad in this PV. The even name should
3000
         The as descriptive as possible. The wordshop finishing has
30.4
         I been set to 12 Processor skick Joks (1276.5 secar. If the time-
$1.5
          I between internation exceeves this value, a serve clienter
$0.5
          I will be declared and the system will be stopped. For
3057
1075
1019 F
CITIC
          VEN NAME-COUNTER AVENUATED AT 5 ALISHER PARTY.
           MLO0 -12
40.0
          I The following statement encodes the non-stant oldel? from
40.1
4012
          I tals module. Ethere is more than one normulatives in a
4075
          <sup>1</sup> sharely, the task that work we the transfard diock, should
1071
          I sharey he the masel origin/vitase
1005
         12
$100
          JIG G Hay-HALM.
                                      "Racinar will be used on informula
```

#### Speed Mode Example (Continued)

```
NTON THE
                                       d. Trable I mer inlem pt.
4107
1115
         133 V 1415 - 113.1
                                      9 __istre DG_Z (2 GCLR dover per rack-
5000
5001
         I Place additional matched on techevity ranks.
5002
6005
         The next stament synchronizes the task to the external
500.0
         I even darbe hismink their execution will be suspenden
5012
2001
         For the ner up occurs Wien hy ner of occurs, the
30014
         I ther task is the traditioning near by tests we take to execute
         I should be come active. I shared the firghtest around
8005
         I took, it will remain pubbe ided until all higher priority.
6003
6007
         I little note fin shee executing at which point if will then
5015
         I herome tolke
DOLD.
         CALLSDAN, CREETCRS, REWENT, FRUMER, MENTS
2012
1001
1001
7003
         1 This chample assumes that 82767 or lower ocums will be
2004
         I received in the 50 msect scan produce statement (CSOC only-
7007
          reterances the least size linear recision (1) on the
7015
         / mycleber
10120
         CALLERS ADDITIONAL FOOD IS NOT PHOLE TWO,
         OUT OF COUNTER VALUES;
$2757
        ave.
```

## 4.4.2 Positioning Mode Example

The lolowing is an example of a BASIC task that handles interrupts from the mosule. All variables declared as COMMON are assumed to have previously been defined during configuration.

d.

In the example below, the module cenerates an interrupt every time it accumulates the number of pulses indicated by the compare register. Additional tasks or additional code in this task must be written to take specific action.

```
FORTIONING MODE EXAMPLE
          I TAS'S NAME PO COMP.
5
         I PECETY, 1.
4
1000
         COMMON COLUMNS.
                                      4 Gourne calm
1005
         CREWON DOM DOMPN
                                      il Gemparatur cala
         DEDONON TOO F4
101.5

    Internet prenerated period.

         COMMON RESENT
1015
                                      1 Quante Carl
         COMMON ONTE EO RETS: 1 Compositor eccolmentate caset
1025
1025
         COMMONIEGE INTER-
                                      d'épindarour equilint proble-
         COMMON C. F. MODIA
COMMON C. F. MODIA
1090
                                      4 Co. nter clear condition.
1097
                                      9 Collinfer alers condition
10412
         CERTAINON COER, EN.SC.
          DG4 TIME BAL OFFICE
1200
                                      Isb a of imit awitch positions.
          1864 1501.25
                                      I have diffine when menual
12015
         -004. Is
                                      I had a chiract firmit avriage internault.
1210
         LOCAL INT SERVICEUS
1210
                                      4 Quarter for intemption vice 9
          DCA, INT_SERVICE: S
                                      4 Course for Interrupt service 1.
1225
1207
          DCA INT SERVICESS
                                      4. Ocume for Internationaly re-2.
          064 INT $1580.35
1210
                                      4. Contractor Interniptisary cell.
1005
:001
         1. The following statement contracts the name OUUNIT. 1. OUNIT.
3042
          I to the mericipade'r ee in I809 ya Tre evenant te shaller
          I be us descriptive as possible. The watchdog timebat has
2005
3004
         I been disabled because the event is not periodic.
3007
3005
1007
30150
          VENERAND FORGET OF VENERAL DUPING STUSFING 74 - 2
          THEOUT-LIBAS.ED
400.5
           The following statements initialitie the counter and set.
400.1
4012
         Lucities reenant control. Constant dock? It enables on
6007
         I this motion. Ethere is more than one intercontrask in
1004
         I without a, the rack that each extraction doubt who do
```

```
Positioning Mode Example (Continued)
1000
           I stange he he accel odd/burase.
10:5
0015
           CITES = C. D.ST (LOD DWI., SWITCH 4055 - NEXT N.
           4015

    Size 5
    9
    1180 be finit switch news

    LOW CONPST = LINIT_SWFORES(S)
    13c) comparator to 1st value

    CNTR_F2_SSL2
    ENISE
    9

    CNTR_F2_SSL2
    ENISE
    9

    TOLENDS
    05
    9

40.2.2
4025
4030
4077
1040
           CLIG MCD1(p + O 1
                                           Therefore the state
           CUT (9000%)= UN
6045
                                          3. feed on wood
40:50
           2014 2413 - 03
                                           "I in taken consident, of look
59:00
5965
           I Place additional initiation software helds.
1851
1981
1852
           I. The part streament evolution zee, the lask to the esternal
586.
           I award via the informula factors and thin will be strated dec.
53824
           Funith since up, socials. When the merical occurs, it
          I this task is the highest prior ty assistability to
I execute it will become active, fit is not the highest
I pranty held and invariant invariant indication.
59:50
5958
"AST
1891.
           I promy tasks have exercised at which point it will then
-----
           I herame udka
8000
8010
           AAL ON GOOVIEF EVENT
12.1
69:5
           I The following statements perform the interruption vice.
0955-
           I rolline,
7000
7012
           N 0 274 - 74 -

    Show this index value.

           SHEAS THE MAY HUNDLE B. P. Stephenes, p.m.
4115
           LDA COMPE - D'91 SALCHE(R.) 9 Est prive value
CNTR EO RST/9 - RAISE 9 Februarie - pt
CLUP.
1020
           ON NDEX% 30 PJE 5000, $200, 5400, 5600 * Executo routing
7082
7083
           GOTO 80121
7857
7891
           Unless place to come the imit so the value of the
CORT.
5000
           N SERVICEOR - IN SERVICEOR I I
5150
           15 LINN.
5167
5165
           I Into rupt service (out ne for limit switch vol. e (1),
5160
1200
           N STRATING IN STRATING + 1
6350
           1 1144
SSE/
531.5
           I this much be visa routine for limit switch value (2).
5855
94.2
           NT SERVICEDS1 - INT SERVICEDS1 1 1
6555
           SETURN.
1557
1657
           I interrupt service routine for Intil as its value (3).
this.
           N SERVICESK = N SERVICESK 1 T
5800
           HE LINN
54.5
           2474.1030
                                           Y Linkswitch position 0.
5002
5005
           2474.600
                                           9 Limit switch position 1
90.10
           th 6 2100
                                           First softsh coaston 2.
2050
           te è acos
                                           1 mit soften nos ton 3.
32/5/
          - NE
```

## 4.4.3 Timer and Latch Mode Example

The to lowing is an example of a BASIC task that handles interrupts from the module. All variables declared as COMMON are assumed, to have previously been defined during configuration.

In the example below, the task counts pulses generated by the internal 200 kHz clock. Each time an external tach input signal a received, the task letches the counter date and then clears the counter

```
FINE EARCH FINAL FAICH MOLE EXAMPL
         LIASK NAM : PST LAICH
\mathbf{z}
4
         I FRICHTY 1C
5
                                      d Ocume cata
1000
         COMMON COUNTS.
1003
         COMMON ISCES.
                                      4 Literrupt storus & control. It-
1012
         CONVENTION OF AS
                                      d Gramer week
         COMMON X1_1AIC+_1 Mg [ 7 Latenal stds at share
1015
         CONVENTION ALC: (1) $11989 Latena and sounds
CONVENTIATER RESE 2 1 Estima alchi tumphosu
1022
1025
         CONVONITIM MODE:
1035
         COMMON _NT NTS
1090
         TOWNON CO.K.ENS
1040
1047
         CHANNEN C II ND 1180
(CDI)
         COMMONIC IT MO 1981
          1964 : 1454

    I me between external events.

1200
3005
         I The 'Clowing statement connects the name COUNTER E-ENT.
3001
         Lipithe menuptidefned in ISORK. The event name should
3002
3003
          I be as descriptive as possible. The watchdog timebut has
          I been disabled because the event is not periodic.
1007
2005
2005
1002
SULD.
         EVENT NAME=COUNTER EVENT INTERPUPT STATUS=(SORN)
          TVEOUT=LIBABLED
4007
4001

    The following statements includes the counter and set.

          Lucifie metuolicatiol. Constant dock? - enables at
1012
1001
         I this module. Effecte a more than one internot was in-
10011
         I wichness, the passifier each extraction doubt and do
400.5
         I always be the awast taking asso-
4005
4015
         RESETCH - TRUE VRESETCH - FAUSE MI Zola cautor.
         EXT_ATCH_EXS_TRUE__V_Enable the events alch
ATCH_PCLARENCE_ENLSE_V_Last_neut_sidehtmat
4017
1027
1025
          19 NOD17 - US
                                      d iner mide
          A [15109 - 004]
(RID)
                                      di stematione niteratie
4055
         CLF MODING = OFF
                                      4 Cleanedu Knolen
         CLF. MOLOSS = ON
                                      1 External late :
- د ډوله
                                      1 Entbla COLK
         COLK END - OY
4045
DAME.
1000
         Floor additional indultation schwale here.
53830
1 1387
SURL
         1. The rest about the syne non-zear the task of the presidence
         I of the estimation via the interrupt. Task execution -
500.5
         I will be acapended a till be intercept accura. When the
5234
          I mer proceurs, "This task is the highest priority.
5661.
1001
         I lask which gits even the low it process active if it is
13817
         Linct the increst priority task, hwithernain suspended.
55837
         I until all other higher adaptivitates have been executed.
5081.2
         I at which point it will en become active.
         WALLON GOUNTER, EVENT
2005
2531
          The following statements perform the interruptice vice-
6095
6662
         1 m.1 w
7007
         SELTAN COUNTS
                                      9 Beachime between external events
2015
         A 181 1 19 167 - 18151
                                      1 Lacer the internet
         CK11C 5000
2012
                                      4 Statio life mediaters)
$2757
         ENE.
```

à.

## 4.5 Using Interrupts in Application Tasks

The input module can be programmed to generate interrupts on the basis of a time interval, an external tatch input, an external count stop input, a marker pulse and origin input, or succeptanter equal condition. Time interval-based interrupts cannot be used with any other interrupts.

Interrupts are used to synchronize software tasks to the occurrence of a nerdware event. This module provides the solity to synchronize events beginning at 1.2 mass and increasing in increments of 500 µaec depending on the priority level of the task receiving the interrupt.

In order to use interrupts on the Pulsebeen input module, the module must be in a rack containing a Processor module. Interrupts cannot be used with Pulsetach Input modules located in remote racks.

You must first assign symbolic names to the interrupt control registers on the module during configuration. Only one task may act as the receiver for the interrupts generated by a Pulsetach Input module. That task should declare the symbolic names assigned to the interrupt control registers as COMMON. The interrupt Status and Control register tregisters as COMMON. The interrupt Status and Control register for must be referenced in the hardware EVENT statement in the task receiving the interrupt. The examples in sections 1.4.1.4.1.2, and 4.1.3 flustrate various uses of the interrupt feature. Note that the receiving task uses either the SCAN\_LCOP (Control Block) statement or the WAIT ON (BASIC) attached by receive the signal. (Refer to the Control Block and BASIC Language instruction manuals.)

All interrupts are internally double-buttered. This helps to eliminate spurious interrupts, which could cause system errors when the module is operated in an electrically holay environment. The sppi cation task must provide a tightty-coupled software handar ake with the external asynchronous interrupt inputs coming into the module. Register 7, the Module Status register 7 are set to one when an interrupt input is received and remain set until the application program clears them. As long as the status bits in the receiver are equal to one, the module will not recognize adoitions interrupt inputs as they occur.

## 4.6 Restrictions

This section describes limitations and restrictions on the use of the Pulsetach input module.

## 4.6.1 Writing Data to Registers

The module's counter registers (registers 0 and 1) are read only. Atlempts to write to them will cause a Bus Endri (STOP ALL systemerror indicated by a "S1" on the taceptste of the Processor).

Some examples of programs that write to the module and must not be used and:

- Referencing an input on the left size of an equal sign in a Control Block of BAS G task.
- Referencing an input as an output in a Control Block function.

## 4.6.2 Use In Remote I/O Racks

32-bit register references should be used with caucion when this module is placed in a remote rack. The remote I/O system ones not always transfer registers greater than 16 bits as s unit. As a result it is possible for an application task to read the least significant 16 bits of a new value and the most significant 16 bits of the previous value.

Interrupts cannot be used with Pulsetech Input modules in remote racks

## WARNING

IF YOU USE DOUBLE INTEGER VARIABLES IN THIS INSTANCE, YOU MUST IMPLEMENT A SOFTWARE HANDSHAKE BETWEEN THE TRANSMITTER AND THE RECEIVER TO ENSURE THAT BOTH THE LEAST SIGNIFICANT AND MOST SIGNIFICANT 16 BITS HAVE BEEN TRANSMITTED BEFORE THEY ARE READ BY THE RECEIVING APPLICATION PROGRAM. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN BODILY INJURY OR DAMAGE TO EQUIPMENT.

## 4.6.3 Pulsetach Feedback Precautions

## WARNING

LOSS OF, OR AN OTHERWISE IMPROPER. PULSETACH SIGNAL CAN RESULT IN UNCONTROLLED MOTOR SPEED, PROVIDE AN INDEPENDENT METHOD OF SHUTTING DOWN THE EQUIPMENT IF THIS SHOULD OCCUR. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN BODILY INJURY AND IN DAMAGE TO, OR DESTRUCTION OF THE EQUIPMENT.

> When this module is used with a pulse aching a drive control system, you must incorporate an independent method of determining that this module is solutify reading proper motor RPM. It is necessary to determine this because the Pulsetach input module is not despable of detecting a loss of leedback in all situations, such as, for example, when a coupling breaks between the motor and the pulsetach.

### WARNING

THE USER IS RESPONSIBLE FOR ENSURING THAT DRIVEN MACHINERY, ALL DRIVE TRAIN MECHANISMS, AND THE WORKPIECE IN THE MACHINE ARE CAPABLE OF SAFE OPERATION AT MAXIMUM SPEEDS, FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY AND IN DAMAGE TO, OR DESTRUCTION OF, THE EQUIPMENT.

> You must also determine the nextmum safe operating speed for the motor, connected machinery, and material being processed. Then, either verify that the system is incapable of reaching that speed, or else incorporate the necessary hardware/software to ensure that this , limit will never be exceeded.

## 5.0 DIAGNOSTICS AND TROUBLESHOOTING

This section explains how to troubleshoot the module and field connections, if the problem cannot be corrected by following the instructions below the module is not user-serv ceable.

## DANGER

ONLY QUALIFIED ELECTRICAL PERSONNEL FAMILIAR WITH THE CONSTRUCTION AND OPERATION OF THIS EQUIPMENT AND THE HAZARDS INVOLVED SHOULD INSTALL, ADJUST, OPERATE, OR SERVICE THIS EQUIPMENT. READ AND UNDERSTAND THIS MANUAL AND OTHER APPLICABLE MANUALS IN THEIR ENTIRETY BEFORE PROCEEDING. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN SEVERE BODILY INJURY OR LOSS OF LIFE.

## 5.1 Incorrect Data

The data is either slways off, always on, or different than expected. When this happens the module is mattunctioning, is in the wrong stol, or there is a programming error, it is also possible that the input wring is incorrectly connected.

### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

Use the following procedure to isolate the error:

- Step 1 Verify that the Puisetsch input module is in the conect slot as defined in the configuration
- Step 2 Verily that the pulsetach inputs are wired correctly.

Confirm that all terminal strip connections are tight.

Step 3 Verify that the pulse input circuiting on the module is working conrectly. Be sure the CCLK signal is present on the rack's blocklene if the rack contents more than one module that can generate the CCLK signs). Check the CCLK LED on the module's facestate. The LED is on when the CCLK signal is present on the bookplane.

Remove power from the system. Disconnect the mechanical coupling between the mozer and the pulsetach. Apply power to the rack are the pulsetach.

Use an oscilloacope on the terminal strip to verify that the vollages coming from the pulsatach are st the proper level. Retate the pulsetach in the forward direction. The FCRWARD LED on the module's fixeplate should turn on. Rotate the pulsetach in the reverse direction. The REVERSE LED should turn on. If the LEDs do not turn on, the module's pulse input circuity is not working correctly.

It the pulsetach rotates in the wrong direction, the pulsetach input wirea must be switched. In a single-ended wiring configuration, awap the A and B inputs. In a differential wiring configuration, awap the A and no. A inputs.

Benowe power from the rack and the pulsetach. Becomers the equaling between the meter and the pulsetach. Beapply power to the system.

Step 4. L'external inputs are used verify that the external input circuity is working correctly.

Toggle the external input device. Verity that the LED associated with that particular bit (LATCH, COUNT STOP or OLEAR) is also toggling. If it is not, the external input circuitry on the module is not working

If the input triggers on the incorrect, evol (as specifice in register 6, bits 12, 13, or 14). It may incide a problem with switch bounce. Care must be taken to eliminate any switch bounce before the input. If switch bounce persists, a proximity switch or protoclectic sensor with hysterials is recommended.

Step 5. Verily that the module can be accessed.

Connect on IRM-compatible personal computer to the system and bac the Programming Executive activate. Beter to the AutoMsx Programming Executive Instruction menual for more information.

Using the MONITOR 1/0 selection, monitor the external input device and determine whether the bit is changing state when toggles.

If you are able to read the input, the problem is in the application task. Go to step 6. If the programming device cannot read the inputs, the problem is in the hardware. Go to step 8

Step 5. Verify that the I/O definitions are correct.

For modules in a local rack, the slot number must agree with the slot that the module is actually in. Verify that the register and bit number are correct.

For modules in sitemate rack, a master Remote (/O module (M/N 570/16) must be located in the master rack, and connected vis a cossial cable to si alava Remote I/O module located in the drop that contains the Pulsetach Input module.

Verify that the master Remote I/O module is in the correct slot. New, verify that the drop number on the table at a character the alaye Remote I/O module agrees with the drop number helps referenced in the task.

The slot number must agree with the slot that the module is actually in. Verify that the register and bit number are correct. Step 7 Verily that the application task is correct.

Verify that the application task that references I/O on the module has defined the corresponding variable names as GOMMON

Step 8 Verily that the hardware is working correctly.

#### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

> For lossl (-0, the problem may be in one of four areas. Check these, due at a time, and determine whether the problem has been conserved before moving to the next area. Whet replacing modules, if the amole mission is not corrected, replace the prights module before moving to the next atep.

First replace the Pursetach input module and them replace the Processor module(s).

If the problem still exists, remove all of the modules from the cackplane exceptione Processor module and the Pulaetach Input module. If the problem is now corrected, one of the other modules in the rack is not working. Re-connect the other modules one at a time until the problem returns. If none of these tests reveals the problem, replace the backplane.

For remote EQ, first verify that the master Remote I/O module is communicating with the drop that contains the input module. Next determine whether the input module is the only module that is not working. If it is not, the problem is most likely in the remote FO system. Pater to J-3606 (Permote I/O Communications Module Instruction menual; for additional information. Otherwise, the problem is most likely in the remote rack.

To troubleshoot the remote rack, first replace the input module and then replace the slave Remote I/O module. If the problem still exists, remove all of the modules from the remote backglane except the slave Remote I/O module and the input module. If the problem is new connected, one of the other modules in the rack is not operating properly. Re-connect the other modules in the rack is not at a time und the problem returns. If there of these tests reveals the problem returns. If none of these tests reveals the problem returns.

## 5.2 Bus Error

A bus error is reported on the taceptate of a Processor module as an error code display. A bus error occurs when the system stlempts to access the Pursetach input module and the module is missing, is in the wrong slot is not operating property, or you are attempting to write to the wrong registers on the module.

### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

Use the following procedure to isolate a bus error.

- Verify that the Puisetsch Input module is in the correct slot as defined in the configuration
- Step 2. Verily that the module can be accessed.

Connect an IBM-compatible personal computer to the system and load the Programming Executive activate. Refer to the AutoMax Programming Executive instruction manual for more information.

Using the Monitor PO adjection, monitor the eight registers used by the Pulsetach input module.

If you are able to monitor the induts, the problem is in the application task. Go to step 3. If the programming device cannot monitor the inputs, the problem is in the hardware. Go to step 5.

Step 3. Verily that the I/O definitions are correct.

For modules in the local reck, the slot number must egree with the slot the module is actually in. For the Pulsetach input module, the register number must be from 0 to 7.

For modules in a remote rack is master Remote VO (module (M/N 57C416) must be located in the master rack and connected via a crassial cable to a slave Remote I/O module located in the drop that contains the Pulsetoch Input module.

Verify that the master Remote t/C module is in the correct stot. Nex., verify that the drop number on the facep ate of the slave Remote t/O module agrees with the drop number being referenced in the task.

Step 4. Verify that the application task is correct.

Ragisters 0 and 1 of the Pulsetach Input module cannot be written to

If a BASIC task caused the bus error, the error log will contain the statement number in the task where the error occurred. If a Ladder Logic/PG or Control Block task caused the error, you will need to search the task for any instances where you used an input as a ladder logic coll or wrote to it in a Control Block task.

### WARNING

INSERTING OF REMOVING A MODULE OF ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

> For local (/0, the problem may be in one of three areas. Replace these items, one st a time, and determine whether the problem has been corrected before attempting to replace the next item. First, replace the Pulsetach input module, then the Processor modules, and finally the backglane.

For remote VO, determine whether the Pulsetach input minoure is the only module that is not verying. If it is not, the problem is most likely in the remote VO system. Referth J-3806 (Remote VO Communications Module instruction monual) for additional information. Otherwise, the problem is most likely in the remote rack. Replace the Pulsetech input module, next the size Bernite VO module, and tinally the backplane. Replace these form one at a time and determine whether the problem has been corrected before site righting to swap out the next item.

## 5.3 Interrupt Problems

Problems with interrupta fail into two ostegories: either no interrupts at still or loo many (unexpected) interrupta. Because interrupts affect task execution, many of these problems result in error codes being disclayed on the tacectate of the Processor. Examples of tasks that use interrupta are shown in chapter 4.

Perform the following checks before you begin traubleshooting the particular symptom:

## WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

- Step 1. Verily that the Poisetsch input module is in the conect elot as defined in the configuration
- Step P Vority that the I/O opticitions are correct.

Varily that the configuration correctly defines the registers on the module.

Step 3. Verily that the application task is correct.

Verify that the opplication task thet uses the symbolic names defined in the configuration has defined those names as GOMMON.

## 5.3.1 No Interrupts

If interrupts are never race we and the timonut parameter in the baroware EVENT statement in the task is disabled, the task will never execute and there will be no error croces disabayed on the Processor module:

Step 1. Verily that the application task is correct.

Verify that your interrupt reaconse task is checking the proper interrupt ecknowledge bit to determine which bit caused the interrupt. Confirm that when an interrupt is located the interrupt ecknowledge bit is being reset. If this is not cone, the interrupt will occur once and will not occur again

Step 2. Verify that the inputs are wired correctly.

Confirm that all terminal strip connections are tight. Use an oscilloscope and check the pulses coming from the pulsetach. The duration of the pulse should be at least 8 microseconds. The square wave signals should be hee of electrical noise. If electrical noise is present, check the ground connections and increase the signal's shielding as necessary.

If external inputs are used, connect a voltmeter to the proper points on the terminal strip and toggle each external device. The voltmeter should alternate between 0, and maximum voltage. If this does not happen, there is a problem with either the device on the wiring to the terminal strip.

Step 3. Verify that the input circuit on the module is working correctly.

Parnove power from the system. Disconnect the mechanics coupling between the motor and the pursetach. Apply power to the rack and the pulsetach.

Move the pulselach in both directions. The FORWARD LED on the taceplate should turn on when the pulsetach is rotated in the torward direction. The REVERSE LED should turn on when the pulsetach is rotated in the opposite direction.

If the pulsetach rotates in the writing direction, the pulsetach input wires must be switched. In a single-ended willing configuration, swap the A and B inputs. In a differential wiring configuration, swap the A and not A inputs.

Remove power rom the rsok and the pulsetsch. Re-connect the coupling between the motor and the pulsetach. Relapply power to the system.

In external inputs are used toggle the input device and verify that the appropriate LEDs on the module's taceplate are also toggling. If they are not, the input disput on the modure is not working property.

Step 4. Verify that the module can be accessed.

Connect on IBM-compatible personal computer to the system and load the Programming Executive activate. Refer to the AutoMax Programming Executive instruction manual for more information. Use the MONITOR (/O selection to display registers 6 and 7. Continue to toggle the input device and determine if the proper bits are changing state. If the bits are not changing state, the input circuit on the module is not working.

Step 5 Verify that the hardware a working correctly.

## WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

The problem may be in one of three areas. Replace these items one at a time and determine whether the problem has been connected before attempting to replace the next item. First replace the Pulsetach input module, then the Processor modules, and finally the backplane.

## 5.3.2 Hardware Event Time-out

A hardware event time-out results in error code f12" appearing on the facedate of the Processor. It means that the interrupt has either never occurred or is occurring at a slower frequency than the value specified in the TIMEOUT parameter in the EVENT definition. When this time-out occurs all tasks in the rack will stop:

Step 1. Verily that the TIMEOUT value is set correctly.

Check the value specified in the TIVEOUT parameter in the event definition. The number is in ticks. The tick value defaults to 5.5 made. The time out value should be at least 2 ticks greater than the interrupt frequency. It is usually 1.5 times the interrupt becomey.

Step 2 Check 'or a 'no interrupt condition'. See section 5.3.1. The TIMEOUT parameter in the EVENT statement should be disabled if interrupts are not time-based. See section 4.4.3 for an exempte.

## 5.3.3 Hardware Event Count Limit Exceeded

This condition results in error code "1b" appearing on the Vacedate of the Processor module. It means that a hardware interrupt has occurred and no task is waiting. When this error occurs all tasks in the rock will stop:

Step 1 Verily that the application task is correct.

Verify that your interrupt reapones task contains offber a "WAIT ON "event or "CALL SCAN\_LOOP " statement that will be executed. Gheck carefully to determine whether a higher priority teak is preventing the interrupt response task from number.

### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

> The problem may be in one of three areas. Beplace these literia one at a time and determine whether the problem has been corrected before attempting to include the next literi. First replace the Pulaetach input module, then the Processor module(s), and finally the backplane

Step 3. If you are using the comparator equal kunction, you must set the comparator value before you enable the comparator equal interrupt (bit 11 of register b).

> The TIMEOUT parameter in the EVENT statement should be disabled if interrupts are not lime-based. See section 4.4.3 for an example.

At power up, sli internal registers are reset to zero. If you do not act the comparator value before you enable the interrupt at power up, when all internal registers are equal to zero, a comparator equal interrupt will be issued (armn code "1b").

## 5.3.4 Illegal Interrupt Detected

I his condition results in error code "TET oppealing on the faceplate of the Processor module. It means that a bareware interrupt has occurred and no event has been defined using the (BASIC) EVENT statement. When this error occurs, all tasks in the tack will be stopped:

Step 1. Varily that the application task is correct.

Verify that your interrupt reaconee task contains an ' EVENT' statemen, that will be executed. Check carefully to determine whether a higher priority task is preventing the interrupt reaconse task from running.

Step 2. Verify that the hardware is working correctly.

#### WARNING

INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES MAY RESULT IN UNEXPECTED MACHINE MOTION. TURN OFF POWER TO THE RACK BEFORE INSERTING OR REMOVING A MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

The problem may be in one of three areas. Replace these items one at a time and determine whether the problem has been corrected before attempting to awap out the next item. First replace the Pulsetach Input module, then the Processor module(s), and finally the cackplane.

## Appendix A

## **Technical Specifications**

## **Ambient Conditions**

- Storage Temperature: -40° to 185°E (-40° to 85°C).
- Operating Temperature (at the module): 32° to 140°T (0° to 60°C).
- Humidity: a-80% non-condensing

## Dimensions

- Height: 11 75 inches (29 8 cm)
- Width, 1.25 inches (3.2 cm)
- Depth. 7.37 increa (18.7 cm)
- Weight 1 pound, 13 punces (0.816 kilograms)

## Maximum Module Power Dissipation

5.4 watts

## **Module Power Requirements**

- Backplane: 5V x 900 mA = 4.6 waits
- Pulsebach Power Supply: 6V at 25 mA + pulsebach requirements 12V at 25 mA + pulsebach requirements

## **Pulse Input Specifications**

- hput Channel, 1
- Type of Input: Differential, emitter-follower, open-collector, or single ended.
- Voltage Level: TTL to maximum 13.2 VDC
- Minimum Input Current: 6 mA
- Batec Input Current: 10 mA @ 4.0 VDC
- Maximum Input frequency: 150 kHz.
- Isolation: 2500Vmis.
- Digital and Analog Filter Combined: Cus-off frequency 250 kHz
- Meximum Wire Length: 600 feet (180 meters)

# Appendix A

## (Continued)

## **Control Signal Specifications**

- Type of Input: Current sink or source.
- Voltage Level: a VDC or 12 VDC
- Nominal On State Current: 10 mA
- Maximum input frequency: 1s0 kHz.
- isolation: 2500//ms
- Digital and Analog Filter Combines: Cutoff frequency 250 kHz
- Maximum Wire Length: (800 feet (180 meters))

## Appendix B

Module Block Diagram



## Appendix C

Field Connections

Terminal Pin No.	Wire Color Code	Function
1	Brown	No Connection
2	White/Brown	Pulaetach Phase A (+12V)
3	Rad	Fulsctach Phase B (+12V)
12	Orange	Pulaetach Z Pulae (~ 12V)
2	White/Orange	No Connection
6	Velow'	Orign/Clear nput
7	White/Yellow	Orign/Clear Common
8	Green	Latch Incut
9	White/Green	Latch Common
10	Bue	Gount Step Input
11	White/Blue	Count Stop Common
12	Violat	Pulastech Prese A (15 VIX)
13	N/A	No Connection
14	White/Viole1	Pulastech Prese A Lor A Common
1a	Gray	Pulsetach Phase B+ (+5 VDC)
16	Ian	No Contection
17	White/Cray	Pulsetach Phase B+ or B Common
18	Pink	Pulsetoch Z Pulse L (16 VDC)
18	White-TBu	No Connection
20	White;Pick	Pulsetach Z Pulse or Z Common

# Appendix D

## **Related Components**

## 57C372 - Terminal Strip/Cable Assembly.

This secently consists of siterminisi ship, cacle and mating connector, it is used to connect field algorith to the taceplate of the input module. This assembly must be ordered separately from the input module.



## Appendix E

## Module 57421-1, 57C421A, and 57C421B Compatibility

Module 57C42\* A cillers from module 57421-1 as follows:

- Channel A (Lerminals 12 to 14), channel B (terminals 15 to 17), and the Z pulse (terminals 16 to 20) differential inputs are isolated. Input voltages can range from 5 to 24V. An external series resister must be used for voltages in excess of 12V. The minimum voltage for a 3V input is TTL feval.
- The input voltage range for a single-ended input is 5 to 24V. An external series resistor must be used for voltages in excess of 12V. The minimum voltage for a 5V input is TTL level.
- The maximum input pulse frequency is 150 kHz.
- Terminal 1 is not connected to the module's internal circuity. Module \$7421-1 used this terminal as the external 12V power source for sincle-ended inputs.
- Terminal 5 is not connected to the module sinternal circuitry. Module 97421-1 used this terminal as the common ground for the external 12V prever supply used with the single-endee inputs.
- The upper cyte of register 3 is the sign extension byte. Register 3 can be elrectly assigned through the IODEE statement in the computation task. Register 3 and register 4 together form a 24-bit comparator.
- A 2 kHz time: mode is provided.
- The 24-bit counter can be programmed with a position feedback value with programmable scan-based interrupts.
- Register 5 bit 13 In the 57121-1 module, this bit was not used.

In the 57G421A module, this bit celemines whether the module is to used as a counter with pulsetach inputs or as a timer using its internel 250 kHz clock. Refer to section 4.2.4 for additional information.

Register 5, bit 14, - in the 57421-1 module, this bit was not used.

In the 57C421A module. This Sit beforenings whether or not the counter register is cleared when an interrupt is received. Refer to section 4.2.4 for additional information.

 Register 6, bit 11 - In the 57421-1 module, this bit if equal to zero, selected an opto-isolated input. If equal to one, it selected a line receiver input.

> In the arC421A module, this bit establishes the polarity of the Z pulse input. If equal to zero, the Z pulse polarity is positive. If equal to one, the Z pulse polarity is negative.

.



In addition to these programming changes, input impodances have changes from the 57421-1 module to the 57C421A module. Be sure to check the external SV pulse input encuitry.

 Note that if you are replacing a 57421-1 module with a 57C421A module, you must add the three jumpers shown in figure 3.4 to the terminal strip of the 57C421A module in order for the module to operate empery if the original module was used with 12 V opte-isolated inputs.

Module 57C421B differs from module 57C421A as follows:

The 2 kHz filmer has been replaced by a 200 kHz filmer in 570421 B.

## Appendix F

## Defining Variables in the Configuration Task

This section describes how to configure the module when it is being used in a system with the V2.1 or earlier Programming Executive software. See instruction manual J-0649 for more information on the configuration ask. For later versions of the Programming Executive software, you need to use the software forms in the Programming Executive Variable Configurator Screens.

## Local I/O Definition

The statements below are used to configure modules in a local rack in the configuration teak. See the tigure below for on example.



Sample Mooure in a Local Rack.

## 32-Bit Register Reference

Lise the following method to reference 32 bits as a single register value. The counter and the comparator may be referenced this way. One alatement is required in the configuration task for each variable. The symbolic name of the register should be as descriptive as possible:

Sector Statistics (2864) (SUIT 4, STORUS 9)

## Appendix F (Continued)

When relevanced as a couble integer of 32 bits, register 1° contains the high-order 16 bits and register  $r-1^{\circ}$  contains the low-order 16 bits.

## 15-Bit Register Reference

Last the following method to reference 16 bits as a single integer value. The counter, contranator timer, and ISCR should be referenced this way. One statement is required in the configuration task for each variable. The symbolic name of the register should be as descriptive as possible:

5000 COLEST& C

## **Bit Reference**

Use the following method to reference individual bits in a register. Counter status and control bits are typically referenced this way. One statement is required in the configuration task for each bit. The symbolic name of the bit should be as descriptive as possible.

- CLEF SYMSOLIC NAM52/ SLCT=2, RE9/STER=, BIT+6)
- where:
- ronon— BASIC statement number. This number may range from 1-32767.
- SYMBOLIC\_NAME! = A symbolic name chosen by the user and ending with (I). This indicates a double integer data type and all references will access registers "r" and "r=1".
- SYMBOLIC\_NAME% A symbolic name chosen by the user and ending with (%) This indicates an integer data type and all references will access register "r".
- SYMBULIC\_NAME(2) = A symbolic name chosen by the user and oneing with ((2). This indicates a poplean data type and all references will eccess bit number "b" in register "r".
- s Slot number that the module is plugged into. This number may range from 2-16.
- r = Specifies the register that is being referenced. For this module, using long integers, this number must be either 0 or 3. For all other references, this number may range from 0-7.
- b Used with beniese data types only. See the bit in the register that is being relationed. This number may range from 9-15.

# Appendix F

## (Continued)

## Examples of Local I/O Definitions

The following statement easigns aymonik name COUNTS: to register 6 on the input module located in slot 11:

DOC COLLOCOM SUS OF-10 T CISTUR-S

The following statement assigns sympolic name UPDATE\_TIMD% to register 2 of the input module located in slot 4:

025 COLUMN \_UN S SU -4 LOS LI-2.

The following statement assigns sympolic name INFUT\_PULSE\_TYPE(# to bit 8 of register 6 on the input module located in slot 7:

CDEF INFUL POLSE "Y\*EQY ELO"= 7, 15315 E4=8, B1=8[

## Remote I/O Definition

This section describes how to configure the module when it is located in a rackthat is remote from the Processor that is referencing it. Refer to the following figure. Note that interrupts cannot be used with the module in a remote rack



Module in a Remote Rack

# Appendix F

## (Continued)

## 32-Bit Register Reference

Lae the following method to reference 52 bits as a single register value. One statement is required in the configuration task for each valiable. The symbol cheme of the couble integer about the as descriptive as possible:

10101 RODER SYMPOLIC\_NAME (MSTR\_SLOT\_m\_DROP\_4, SLOT\_4, RES\_H)

When referenced eals couble register of 32 bits, register ricontains the high order 16 bits,

A 32 bit register reference over remote 1/0 should be used with care since the remote 1/0 system cannot guarantee that the entire 22-bit value will moved as a single operation. For more information refer to the Bernote 1/0 Communications V order less action Manual (23606)

## WARNING

IF YOU USE DOUBLE INTEGER VARIABLES IN THIS INSTANCE, YOU MUST IMPLEMENT A SOFTWARE HANDSHAKE BETWEEN THE TRANSMITTER AND THE RECEIVER TO ENSURE THAT BOTH THE LEAST SIGNIFICANT AND MOST SIGNIFICANT 16 BITS HAVE BEEN TRANSMITTED BEFORE THEY ARE READ BY THE RECEIVING APPLICATION PROGRAM. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN BODILY INJURY OR DAMAGE TO EQUIPMENT.

## 16-Bit Register Reference

Lise the following method to reference 16 bits as a single register value. One statement is required in the configuration task for each variable. The syntholic name of the register should be as descriptive as possible.

mmn ROCEF SYMPOLIC NAMES (MSTRIBLET-IN, DECP-C, SUCT-S, REP-F)

## **Bit Reference**

Use the following method to reference incluicusi bits in a register. Use statement is required in the configuration task for each variable. The symbolic name of the register about dise as descriptive as possible:

1 C-t (01-5)	RODER SYMPOLIC_NAME&QAASTER_SUCTM, DROP_C, SUCT_A 5
where:	
10000 =	BASIC statement number. This number may range from 1-32767.
SYMBOLIC N	AMEL = A symbolic name chosen by the user and ending with (9). This indicates a long integer data type and all reterences will access registers f and r + 1.
SAMBORC'N	AME% – A symbolic name chosen by the user and ending with (%) This indicates an integer data type and all references will access register "r".

## Appendix F (Continued)

SYMBOLIC_NAME&	A symbolic name chosen by the user and ending with (@). This indicates a boolean data type and all references will access bit number "b" in register "r".
m	Slot number that the master remote I/O module is plugged into This number may range from 0-15.
d =	Drop number for the sleve rendet I/O module that is in the same rock as the input module. This number may range from 1-7.
з —	Slot number that the module is plugged into. This number may range from 0-15.
r	Specifies the register that is being references. For long integers this number must be either 0 or 3. For all other references this number may range from 0-7.
b	Used with boolean data only. Specifies the bit in the register that is being referenced. This number may range from 0.15

## Examples of Remote I/O Definitions

The following statement assigns the symbolic name LEPER\_LIMIT! to the module located in slot 10 of remote 10 drop 7. This remote drop is connected to the remote (/O system whose master is located in slot 9 in the master rack)

1097 RODU U PREJUSIU (AS RUSULT & DOP 7.5 OF 15.4 C.5).

## WARNING

IF YOU USE DOUBLE INTEGER VARIABLES IN THIS INSTANCE. YOU MUST IMPLEMENT A SOFTWARE HANDSHAKE BETWEEN THE TRANSMITTER AND THE RECEIVER TO ENSURE THAT BOTH THE LEAST SIGNIFICANT AND MOST SIGNIFICANT 16 BITS HAVE BEEN TRANSMITTED BEFORE THEY ARE READ BY THE RECEIVING APPLICATION PROGRAM. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN BODILY INJURY OR DAMAGE TO EQUIPMENT.

The following alterment easigns the symbolic name (ZQUNES) to register 1 on the module located in a ot 4 of remote 70 drop 3. This remote crocks connected to the remote I/O system whose master is located in a ot 15 in the master rack.

1050 A ODER COUNTS/MASTER BLCT=15, DRCF=5, BLCT=4, REGISTER=1)

Clad TODET FOURIE MOUTH DE RY MARTE 1 (2001-6), 010/ -2, 500/ -7, 4, 100 -5, 011-12;

## A xibneqqA

## (Continued)

## Sample Configuration Task

Bitale al bateori glubora tugal ne tot notteu gitreo algines e el gatwollo: gal.

	12025
Enertie Veragiardae taet are insolved types a seco	2010
Liels Seus sizes en escuere de la service en ante	2:19
1 Zel 5 Sevel Sitely zerozis [zi 5 Servico - 200	2019
Lower Veral Scolling the Loss Quality and Local	5214
LE DEVELOSO REALIZOS DATE EN LA CONTRACTA DE L	501-
<ol> <li>in a morph's not laterative of a part</li> </ol>	411
Fact e Veval steak while it is the last second	2000
1/= 181/=5E19.6% %=1016 \$\{\$211/ 2.645 192 -2010	1902
SE 1912=5-19 075 %= 1012 1/1476-5 1/1012	2005
5= 19 Y=13 SLOE >= 013 JUL 1000 -300	75005
The privation is the tria & the little little	76000
THE REAL FRANCE FOR THE AS IN PRAVENES. INC.	5.0
Let up y up so up ous desired page to the	411
151-16 V-48 800-47, 008 V-18955 H01VT +800	3000
[FLELIS VERS FIGE 75,073 (VIESS) 4016 -800	2010
AL= 1917=5-191655 3= 1018 34 9894 NI2140 -910	2005
	2719
2#11.5051	1000
	3614
To replace the town of the result of the res	2111
<ol> <li>DEV DESIGN CONSIGNATION TO A DO</li> </ol>	.011
0084 T MORE EVIN: 800_77 3803 EPTS 311-5	1000
028-16 8-98.8084 t-1018 kWast 58104 Z 2800	1907
IST US REVEALS OR A TELEVISION AND ARMY FROM	7000
6- 81X-11 SIDTL 1- 003 680 VD 180-N 120	1000
TO HER SHIT STUDY FOR BUTS ONCE OF 100	25921
I THEN THEORY AND AND A THE AND A TH	10.0
for more unisingly horstevene period, and	1003
CBL-LIS PHEBLEIGES MHLOTS (4VL EVTOR NIGHT EBCO	1000
0084 TVIOH SCTVPUL/VV(8TC1=71EE38LEE=8131=14)	7108
0054_363E1%(\$P01=7;4E3I31E4=K\$31=,2]	1002
	2011
S#1.7.5071	1201
	2114
C DUTE EMPLOYE > DOIS CALON SHO LEDO	.411.
A THE F. FRIMERS A TORS GATON AND RECO	.400:
1 6= TIE (4= AETS 0ER (#= TCLE) %(4 TM FECO	1905
0055 CORK B1W/ 8F01=V #8032E8=P 8159	N
9= 80/2=0 100/201/3 = 003/39(5)_027 - 100.	26831
8- MA-LU SOUL 2- 103 2017 1 8-100	240
04 111 2 8 12 0.81 F 10 3 120 N 030 112.0	2.65
The TE S BUSICHER TO BUSICHER (Rectation)	1001
0.161 W1 1.21 2 D1 1 BED 2103 2 EL 18	1000
TB1=18.5=48161066.2=T018.4.600K NT 7800	2010
0055 DB.O.64/18/01=1.FE0 8TEF.ek 31=14	2005
	26013
3175 S#1 7 5071	- Hills
R	:00::
12 dilla chi y 10 h (Secondo 1410	2006
Freueric ordinae interior monthe	2002
	541
TRADITION TO A CONTRACT OF A C	200.1
The second second real particular to the	4024
for the Antipart Plant of the Antiparties was	-000
Lettra etta manarareata len monese	1000
I DELITIO VILLE LATURITON INTO EXAMPLE A SOL	2001

## Appendix G

Memory Map

Register	Bit	Description
U	ii	Datante Data (alch legisler
1	1	Counter Data Lolon Register
2	3	Datumer Data Undate: An octolegielen
3	<u>(</u>	Companylor Register
4	<u>()</u>	Domoscalor Beckler
5	0 1 2 5 4 5 8 7 8 9 10 11 12 13 1 15	Interrupt Status one Control Register System use only System use only System use only System use only Control den some Control den some Date of the some Date of the some Edense date in tempt and the Status date in the sole in the Status date in the sole of the Status date in the sole of the sole of the Status date in the sole of the sole of the sole of the Status date in the sole of the sol
G	0127458759101120145	Mode be in term Rug atom Edema (atom enable) Edema (candidate) enable Court terve at Court terve at System use only System use only Type of no websit Chighly end we etch 2 data: public before Chighly end we etch Court stop, nout before Chighly end we etch Edemo (atom input select) Edemo (atom input select) Edemo (atom input select)
2	0123-56×84101112101415	Module Remotilisetterer Congramma Benrow etablik Genroer geneter there comparator Contrar geneter there comparator Edomotiliset in put status Edomotilisetti aput status Crigite con in put status ODUK of Linke modulis meters Contrar geneter comparator status Contrar geneters Contrar geneters Contrar geneters Contrar geneters Contrar geneters Contrar geneters Contrar geneters Edomotic contrar status Edomotic contrar status Edomotic contrar status Edomotic contrar status reset Edomotic contrar status reset Edomotic contrar status reset

## For additional information

1 Allen-Bradley Drive Mayfield Heights, Ohio 44124 USA Tel: (800) 241-2886 or (440) 646-3599 http://www.reliance.com/automax

www.cockwellankanation.com

Expose Heatpacters Automatical and automatical Witcomer Average by 1430 Networks, Wetcold Solid BA, NET (1414-2015-00, No. 11414-20 Solid Automatical Solid Solid

I malgansan far Allan Chaday Protoca, Redovell Salovan Products and Cabal Nan dischring Schröse. 8 mars - Indew Allan andre Stall kall dasse data a biotecter. W. 1954-1949, et 1107-1952, Allan Film (1954-1944 Ramay Patha Southier - Adamini Allan anton Stalis Schwarz, B. 1954-1949, et 1107-1952, et 1107, et 1107, et 110 Alla Salis Factoria. Adamini 27, Eduard Schwarz, Stalis Cabaray, Bry Barg, Stalis Schwarz, Barg, et 1108, et

Provide some for bedge met ford and Marine Marine Realizer Anners Tradewil Advanters 2012 Fordan Carry Garwille 52,395 5-817 (1991) (1913) 7-800, het (1904) 2012 Garwy Malaki and Marine Advanter & Marine Statistics (2014) (2014) Advanter for the Advanter Marine (2014) (201 2015 Malay Marine V Annerski and Statistics (2014) (2014) (2014) Advanter for the Advanter (2014) (2014) (2014

Publication, 47733-3 - Contrast (PPF

Carging to \$2002 Rockwell Accuration. In: All rights reserved. Printed in U.S.A.