# 2 Channel Analog Input Module

M/N 57C409

Instruction Manual J-3637-3



The information in trialuser's manual is subject to change without notice.

#### WARNING

THIS UNIT AND ITS ASSOCIATED EQUIPMENT MUST BE INSTALLED, ADJUSTED AND MAINTAINED BY QUALIFIED PERSONNEL WHO ARE FAMILIAR WITH THE CONSTRUCTION AND OPERATION OF ALL EQUIPMENT IN THE SYSTEM AND THE POTENTIAL HAZARDS INVOLVED, FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

#### WARNING

UNEXPECTED MACHINE MOVEMENT MAY BE THE RESULT OF INSERTING OR REMOVING THIS MODULE OR ITS CONNECTING CABLES. POWER SHOULD BE REMOVED FROM THE MACHINE BEFORE INSERTING OR REMOVING THE MODULE OR ITS CONNECTING CABLES. FAILURE TO OBSERVE THESE PRECAUTIONS COULD RESULT IN BODILY INJURY.

#### CAUTION

THIS MODULE CONTAINS STATIC-SENSITIVE COMPONENTS. CARELESS HANDLING CAN CAUSE SEVERE DAMAGE.

DO NOT TOUCH THE CONNECTORS ON THE BACK OF THE MODULE. WHEN NOT IN USE, THE MODULE SHOULD BE STORED IN AN ANTI-STATIC BAG. THE PLASTIC COVER SHOULD NOT BE REMOVED. FAILURE TO OBSERVE THIS PRECAUTION COULD RESULT IN DAMAGE TO OR DESTRUCTION OF THE EQUIPMENT.

Multibus% is a registered trademark of Intel Corporational

AutolVax\*\* is a trademark of Reliance Electric Company or its subsiciaries.

Reliance® and ReSource® are registered trademarks of Reliance Electric Company

or its subsidiaries.

# **Table of Contents**

1.0	Introduction	1-1
2.0	Mechanical/Electrical Description	2-1
	2.1 Mechanical Description	2-1
	2.2 Electrical Description	2-1
3.0	Installation	3-1
	31 Wring	3-1
	3.2 Initial Installation	3-1
	3.3 Mocule Replacement	3-1
4.0	Programming	4-1
2002	4.1 Register Organization	2-1
	4.2 Configuration	11
	4.3 Reading And Writing Jata in Application lasks	2.2
	4.3.* BASIC Task Example	40
	4.3.2 Gostrol Block Task Example	4.6
	4.4 Using Interrupts in Application Tasks	6-3
	4.4. BASIC Task Example	4.7
	1.4.2 Control Block Task Example	1-8
	Als Restrictions	49
	4.5.1 Writing Data to Registers	1.9
	4.5.2 Use in Remote I/O Backs	4.8
	4.5.3 Initializing or Updating Filter Registers	2.9
5.0	Diagnostics And Troubleshooting	<u>5-1</u>
	5.1 Incorrect Data	5-1
	a 2 Bus Error	0.2
	5.3 Interrupt Problems	6-3
	5.3.* No Interrupts	5-3
	5.3.2 Hardware Event Time Out	6.0
	5.3.3 Hardware Event Count Liniit Exceeded	5-1
	5.3.4 Illegal Internat Detected	44

# Appendices

Appendix A Technical Specificational	011		.A-1
Appendix B Module Block Diagram	12		8-1
Appendix C Field Connections			C-1
Appendix D Relates Components			- D-1
Appendix E Defining Variables in the Configuration Task	24	-	- E-1

# List of Figures

Figure 2.1 Figure 2.2	- Typical Input Croui. - Mocule Facep ale	÷		ŝ,	2-2
Figure 3.1 Figure 3.2 Figure 3.3	Typical Field Signal Connections - Rack Sto: Numbers Offset and Gain	100	1		31 32 33
Figure 4.1 Figure 4.2	- Analog input Registers	22		g	4 1 4-1
Figure 4.3 Figure 4.4	Common Clock Status Register     Ther up: Control Registers	-		i i	4.2
Figure 4.6 Figure 4.6	Analog Usente Registers     Input Elser Selection Registers				4-3 4-3

# 1.0 INTRODUCTION

The products described in this instruction manual are manufactured or distributed by Reliance Floctric Company or its subsidiaries.

This 2 Channel Analog input Module is used to input analog signals to a local rack in the DCS 5000/AutoMax system. The module contains two channels that can be converted as often as once every 500 micro-seconds. Each channel provides 12 bit conversion plus sign, 100% overrange, and user-programmable filters and conversion rates.

There is one isolated common for the two input channels, inputs to the module can be either  $\pm 1$  volt  $\pm 5$  volts  $\pm 10$  volts or 4-20 ms. The module can be configured to interrupt on every conversion.

Typically, this module is used to read analog voltages from potentiometers, tachemeters, drive control systems, and process control systems.

This manual describes the functions and specifications of the module. It also includes a detailed overview of installation and servicing procedures, as well as examples of programming methods.

Related publications that may be of interest:

- J-26" 1 DOB 5000 PRODUCT SUMMARY.
- J-3675 DCS 5000 ENHANCED BASIC LANGUAGE INSTRUCTION MANUAL
- J-3676 DC5 5000 CONTROL BLOCK LANGUAGE INST RUG TON MANUAL
- J-3877 DCS 5000 LADDER LOGIC LANCUAGE INSTRUCTION MANUAL
- J-3580 HeSource AutoMax PROGRAMMING EXECUTIVE INSTRUCTION MANUAL VERSION 1.0
- J-3535 DCS 5000 PROCESSOR MODULE INSTRUCTION MANUAL
- J-3649 Auto-Max CONFIGURATION TASK MANUAL
- J-3550 AutoMax PROCESSOR MODULE INSTRUCTION MANUAL
- JG675 AutoMax ENHANCED BASIC LANGUAGE INSTRUCTION MANUAL
- J 3676 AutoMax CONTROL BLOCK LANGUAGE INSTRUCTION MANUAL
- J-0677 AutoMax\_LADDER\_LOGIC\_LANGUAGE INSTRUCTION\_MANUAL
- J-3684 ReSource AutoMax PROGRAMMING EXECUTIVE INSTRUCTION MANUAL VERSION 2.0
- J-3750 HeSource AutoMax PEOGRAMMING EXECUTIVE INSTRUCTION MANUAL VERSION 3.0
- IEEE STR GUIDE FOR THE INSTALLATION OF ELECTRICAL EQUIPMENT TO MINIMIZE ELECTRICAL NOISE INPUTS TO CONTROLLERS FROM EXTERNAL SOURCES

# 2.0 MECHANICAL/ELECTRICAL DESCRIPTION

The following is a description of the taceptate LEDs field termination connectors, and electrical characteristics of the tield connections.

## 2.1 Mechanical Description

The input module is a printed circuit coard essembly that plugs into the backplane of the DCS 5000/AutoMaxirack. It consists of a printed circuit board, a faceplate and a protective enclosure. The faceplate contains tabs at the top and bottom to simplify removing the module from the rack. Module cimensions are listed in Appendix A.

Let faceplate of the module contisting a temate connector socket and 4 LED indicators that arow the status of the inputs, input a graits are brought into the module via a muti-conductor cable (M/N 57C371; see Appendix D). One end of this cable attaches to the taceplate connector while the other end of the cable has stake on connectors that attach to a terminal strip for easy field wiring. The teceplate connector socket and cable plug are keyed to prevent the cable from being plugged into the wrong module.

On the back of the module are two edge connectors that attach to the system backatere.

# 2.2 Electrical Description

The input module contains two analog input channels won software-soleroshie filters. These channels am connected through a multiplexence a auccessive approximation analog to digital conventer. As supplied, the module can convert \_10 volt or \_1 volt inputs, in you add, external resistors, the module can convert \_15 volt or 4-20 ma current inputs.

Each channel provides 12 bit conversion plus sign ( $\pm$ 4095). The module provides 100% overranging in the event that the input signal exceeds the travimum normal input valage. When in the overrange condition, the magnitude is doubled ( $\pm$ 8191) and the accuracy is halved (of 0 is no longer sign fram).

The shalog to bigital converter provides conversion rates as fast as once every 500 microseconds. The update period is sollware programmable in increments of 500 microseconds, up to a maximum of 32,7675 seconds. Sample and hold circuits maintain constant incut values during conversion.

Each channel contains a low bass fifter with user-selectable bandwirtha to amouth out transients and also provide anti-clissing for a gnala with high frequency components. The fifter outoff traquencies are given in figure 4.6.

A single iso atso common is provided for both analog input channels. Input signals have 600 volt isolation to logic common. An on-board DC DC converter provides power to the isolated portion of the drouit. The  $\pm$ 15 with outputs from the subply are binught to the connectors on the faceplate of the module. A circuit diagram is shown in figure 2.1. Bafer to Appendix A for power supply current imitations.



Figure 2.1 - ypical Input Circuit

I here sre 4 L+ 3 incleators on the teosplate of the module which reflect the status of the on-board 4mhz clock. The top LED incleates whether common clock, which can be generated from numerous modules, is ch. The next LED incleates whether this module is driving the common clock. The bottom two LEDs are used for factory testing purposes only and should be ignored by the user. See figure 3.2





# 3.0 Installation

This section describes how to install and remove the module and its cable assembly.

# 3.1 Wiring

The Installation of wiring anould conform to all applicable codes

To reduce the possibility of electrical noise interfering with the proper operation of the control system, exercise care when installing the wining from the system to the external devices. For detailed recommendations refer to IEEE 518.

# 3.2 Initial Installation

Use the following procedure to install the module:

- Step 1. Turn off power to the system. All power to the rack as well as all power to the wring leading to the module should be off.
- Step P. Mount the terminal strip (M/N 570371) on a panel. Ite terminal strip anould be mounted to permit easy access to the acrew terminals. Make certain that the terminal strip is close enough to the rack so that the caple will reach between the terminal strip and the module.
- Step 3 Faster field wirds to the terminal strip. Typical field connections are shown in figure 3.1

Refer to Appendix C for the arrangement of terminal board connections. Make sure that all field write are securely fastened. Note that for any voltage or current input other than  $\pm$ 10 volts or  $\pm$ 1 volt an external resistor must be mounted on the terminal strip.



Figure 3.1 - Typical Field Signal Connections

- Step 4. Take the module out of its shipping container. Take it out of the anti-static bag, being careful not to touch the connectors on the back of the module.
- Step 5. Insert the module into the cealed alot in the rsok. The module will work only in a rack that contains a processor module. Do not attempt to use the module in a remote rsok. Use a acreworiver to secure the module into the slot. Beter to figure 3.2.



Figure 3.2 - Rack Skil Numbers

Step 6. Attach the field terminal connector (M/N 576371) to the meting half on the module. Make certain that the connector is the proper one for this module. Use a screwdriver to secure the connector to the module.

> Note that both the module and the terminal strip connector, are equipped with "keys." These keys should be used to prevent the wrong cable from being connected to a module in the event that the connector neces to be removed for any reason and their realisched later.

> At the time of installation, rotate the keys on the module and the connector so that they can be connected together securely. It is recommended that, for modules so exclipted, the keys on each successive module in the rack be rotated one position to the right of the keys on the proceeding module.

> If you use this method, the keys on a particular connector will be positioned in such a way as to fit together only with a specific module, and there will be it the chance of the wrong connector being attached to a module.

- Step 7. um on prover to the max.
- Stap 8. Verify the installation by connecting the programming terminal to the system and running the ReSource software. Use the VO MONITOR function.

Set registers 7 and 8 to the value 1

Read register 1 to determine whether bits 8 and 10 srelsel, signifying that the common clock is being driven by another module in the rack. If they are not set, then set registers 5 and 5 on the module to the value 64. The will enable common clock on this module. Dits 8 and 10 on register 4 should now be set.

Monitor registers 0 and 1, Verify that they contain numbers proportional to the analog value on their respective channels. This contirms that the installation is complete. Refer to table 1, for the approximate voltages or currents that should be read.

value	±1V	±10V	4-20 ma
4005	1 1.QV	i 10.4V	20 ma
6-3	+ .2V	+2.0V	i ma
u.	D dV	D dV	u ma
4095	-1.0V	-10.0V	-

Table 1

Step 9. Determine offset and gain compensation. This is necessary because manufacturing tolerances on the module can result in small offset and gain differences (See figure 3.3).



Figure 3.3 Offset and Gain

These can essilv be compensated for in software. Perform the following steps to determine the compensation values:

Set the analog input voltage to 0 volta. Use the I/O MONITOR to read the digital value. If is is the othert.

Set the analog input voltage to maximum. Use the VO MONITOR to read the digital value. Subtract the offset calculated in the previous step from this number. The result is the gain.

Use the following equation in your application program to compensate the data.

CORRECTED VALUES= (HAW\_DATA% - OFFS-1%) \* 4095/GAINS:

## 3.3 Module Replacement

Use the following procedure to replace simodule:

- Step 1. Turn off power to the rack and all connections.
- Step 2. Use a sciewdriver to locean the screws holding the opmestor to the module. Remove the connector.
- Step 3. I coson the screws that hold the module in the rack. Behave the module from the slot in the rack.
- Step 4. Flace the module is the anti-static bag it came in, being careful not to touch the connectors on the back of the module. Place the module in the cardboard shipping container.
- Step 5. Take the new module out of the anti-static bag, being careful hot to touch the connectors on the back of the module.
- Step 6. Insert the module into the desired alot in the local rack. Use a accessfriver to accure the module into the slot.
- Stap 7. Attach the field terminal connector (M/N 5/C371) to the meaning half on the module. Make contactly has the connector keys are oriented correctly and that the connector is the proper one for this module. Use a screwdriver to secure the connector to the module.
- Step 8. Turn on power to the rack.

# 4.0 PROGRAMMING

This section describes how the state is organized in the module and provides exemples of how the module is accessed by the application software. For more detailed information, refer to DCS (ADM Enhanced BASIC Language Instruction Manual (J-3670), or AutoMax Enhanced BASIC Language Instruction Manual (J-3670).

# 4.1 Register Organization

Le data in the input module la organized as eleven 16 bit registera. There is a set of registera for each analog channel. Unshnel 5 uses registera 0.2,5.7, and 9. Channel 1 uses registera 1,3,6.8, and 10. Register 4 provides status information on the common clock signal which is shared by both channels.

Registers 0 and 1 contain the 2's complement digital value of the analoginput. The analog to digital convertor provides a precision of 12 bits plus sign. It also provides 100% overlange capability. This means that if the input is mainted within the specified range, the digital value will vary 14095, with each of the bits containing significant information. If the input exceeds the specified range, the digital value will vary 14091, but bit 0 will no longer the significant. These registers are read only. Febric to figure 4.1

Lite	15	14	13	12	11	10	9	9	7	é	5	4	3	2	1	9
ragister D	٤iç	tı,						one	ann	el O	cab	A				
register 1	ंध	gn -	1					ch	a-111	el 1	cáb	ŝ				

Figure 4.1 - Analog Input Registers

Hegistera 2 and 3, which are also read only contain the time remaining until the next analog to eight conversion. Each count is equivalent to 500 microaeconds. Refer to foure 4.2.

bila	15	11	13	12	11	10	9	9	7	6	5	4	3	2	1	0
ragiseer 2		ŝ	CUIR	er, c	ount	of ut	cal	e pe	9100	e kr	ch	si)i)	el C	3		
regialer 3			curre	art p	ount	of u:	cal	e pe	rios	: ka	uti	ern,	al 1			

Figure 4.2 - Gurrent Gount Registeral

Register 4 contains the common clock status. Bits 8 and 10 indicate that the common clock is being oriven by a module in the rack. These bits must be set for the module to function correctly. Bit 8 indicates that the module is criving the common clock. Register 4 is read only. Refer to figure 4.3.

Dus	15	14	15	12	11	10.	9	8	7	Ę.	5	4	3	2	1	Ċ.
rag s.er 1	-	-	1	-	-	d'	÷4	d'	-	1	-	-	1	-	-	1

Figure 4.3 - Common Clock Status Register

Registers 5 and 6 contain the interrupt control registers. Each channel may be programmed to interrupt independently of the other. With the exception of bit 6 in each register, these registers are controlled by the operating system and must not be or tion to by the user. Refer. Ic figure 4.4.

For this module to operate property, the common block must be present on the backplane. The top LED on the module taceptate indicates whether common clock is present. Note that the common clock signal can be generated from a number of PO modules, including this module (570408), 570421, and 570411. If this module is to generate the common clock, bit 6 in either registers 5 or 6 must be set. Refer to 1 gure 147.





Fiegisters 7 and 6 contain the update period for the analog to digital conversion. Each count in these registers is equivalent to 520 microseconds. The update period may range from 520 microseconds to 32,7676 seconds. These two registers must be initialized before the common dick is bracked on the backplane. Refer to figure 4.5, Pefer to figure 4.4 for more information about the common clock.

bita	15	14	13	12	30	1D	9	Я	7	b	<b>b</b>	4	3	2	10	Ð
register (					<u>u</u>	pciat	e pe	rodi	01.01	tern	o le					1
register 8	1				ū	peat	n pa	r nd f	nr di	เล่าตะ	an c					Ĩ

#### Figure 4 & - Analog Update Registers

Registers 9 and 10 contain the input filter heling used. The purpose of the filter is to remove signal components that are beyond the sampling frequency. Note that the meaule requires a short delay between statements used to initialize these two registers. The minimum eday time between initialize these two registers is 5.6 msec. The nput filter registers must be initialized after the common clock is turned on. Befer to figure 4.6 for the sufet frequencies svelleble.

Lits	15	11	13	12	11	10	e	8	7	6	5	1	3	2	1	5
egiater 9 Inannel 3	_	-	2	2	2	2	90	25	223	1		-	-	- 20	*U*	FA.
sgister 10	Π	T	Î	Ĭ I	1		T			Ē	Ĩ			ĺ.	15	TA'
(annar i	_			71 - J								_			1	7
														25	inp.	t tite
													60	= 30	o rai	die o
													01	-11 = 7	ā ras 9 ras	d-se
													11	- 2	1 174	disc.

Houre 4.6 - Input -Her Selection Registers

# 4.2 Configuration

Before any application programs can be written, it is necessary to configure, or set, the definitions of system-wide variables i.e. those that must be plobally accessible to all tasks.

For DCS 5000 and AutoMax Version 2.1 and earlier, you define system-wide variables by writing a Configuration task. For AutoMax Varaion 3.0 and later, you define system-wide veriables using the AutoMax Program ming Executive. After these variables are defined you can generate the contiguration file outomatically, which elimitates the requirement to write a configuration task for the tack. If you are using AutoMax Version 2.1 or collect method Appendix From exemple that arow to define variables in the configuration task. It you are using AutoMax Version 3.0 or later, see the AutoMax Programming Executive (J-3750) for intermetion about configuring variables.

# 4.3 Reading And Writing Data In Application Tasks

In order for an input module to be referenced by application software. It is first necessary to assign symbolic names to the physical hardware. In AutoMax Version 2.1 and cartier, this is accomplished by IODEF statements in the configuration task. See Appendix E for an example. In AutoMax version 3.0 and later, you assign symbolic names using the Programming Executive.

Each application program that references the symbolic names assigned to the input module in configuration must declare these names COMMON

The frequency with which taaks, or application programs, read their inputs and write their outputs depends on the language being used. Laddenlogid and control block tasks read inputs once at the beginning of each each sind write outputs once at the end of scan, BASIC tasks read an input and write an output for each reference throughout the scan.

#### 4.3.1 BASIC Task Example

This example will read an analog input from channel 0 once every second and store the value in the symbol CLIBBENT\_VALUES. The analog value will be digitized every ,1 second.

```
1000.1
1002 1 common data declarations
1304
1005 COMMON ANALOG INPUT LES
                                    1 Data from channel 3
1010 COMMON COLK_ENABLE_0%
                                    V Common clock enable - 0
1320 COMMON COLK FNABLE 120
                                    \ Common dock enables 1
1030 COMMON UPDATE TIME 0%
                                    VUadate period for channel 0
1040 COMMON INPUT_0_ 1212H%
                                    Vindut after for changel C
1200 1
1+50 | local data sociarchions
1-75 1
1300 LOCAL CURRENT WADLES.
                                    1 Current value or analog input
1400 1
2000 NPUT_0_PLTER% = 2
                                    1 79 rac/see crossove 1 equency
2010 JPCAIL_HML_0% = 200
2020 COLK ENABLE (Q) = TPUE
                                    1.1 second conversion
                                     "Tun: Fe the dock
2030 COLK_ENABLE_ (G = TRUE
                                    1 Must tum on both outputs
2500 .!
3000 1 Flace any accritional citialization statements here.
4000 1
4001 ! The rest of the task is run every 1.0 seconds.
1 2061
5000 START EVERY 1 SECONDS
5310 CUPHEN _VALUER = ANALOG_INPUT_0%
1300 LND
```

The symbolic names defined as "COMMON" reference the inputs defined in the configuration. The symbolic name CURRENT\_VALUEs is local to the DASIC task and does not have (/O associated with it

## 4.3.2 Control Block Task Example

This example will read an analog input from channel 1 every ab milliseconds and store the inverted value in the symbol BEAD NG%. The analog value will be digifized every 500 microseconds.

```
1003 1 common data pedarations
1304
1005 COMMON ANALOG INPUT 15: 1 Date from channel 1
1010 COMMON CODE_ENABLE_ES
                                   A Common plack chable - E
1029 COMMON COLK ENABLE 16
                                   Common clock enable - 1
1309 COMMON JEDATE TIME 114

    Update period for channel 1

1040 COMMON NEUT_1_FILTERS
                                   s maut filler for channel 1.
1400 1
1450 1 local data perdarations
1475 |
1500 LOCAL READING%
                                   § Cuirent regative value of Input
1300
1900 | laskini alzelion
1930 1
2000 NPUT_1_FILTERS = 0
                                   %300 ran/sec crossover hequency.
2010 JPDATE TIME 1% - 1
                                   1,500 michoseon vi couversion.
2020 COLK_ENABLE_CO - TRUE
                                    1 jum on the clock.
2000 COLK_ENABLE_163 = TRUE
                                   Vi Villet furn on byth vulgets.
4390
4001
     1. Place any acciliantil utilatization statements have
4302
4900 1 The rest of the task is run every 55 milliseconds.
1250 1
5000 CALL SCAN_LCOP( HCKS=10)
5010 CALLINVERTERINFUT ~ ANALOG_INFUT_P$ 8
       OUTPUT-FEADINGS;
10000 ENE
```

The symbolic names defined as "GDMMON" reference the inputs defined in the configuration. The symbolic name "READINGSs" is local to the BASIC task and does not have I/O associated with it

# 4.4 Using Interrupts in Application Tasks

Interrupts are used to synchronize software tasks with the analog to digital conversion. This input module supports separate interrupts for each A/D channel. The update particle may be specified from 500 microseconds up to a maximum of 32.7575 seconds in increments of 500 microseconds.

In order to use interrupts on the input module, it is necessary to assign symbolic names to the interruct control registers. In AutoMax Version 2.1 and earlier, this is accomplished with ICOEF statements in the configuration task. See Appendix E for an example. In AutoMax Version 3.0 and later, you assign symbolic names using the Programming Executive

Only one task may act as a receiver for a particular hardware interrupt. That task should declare the symbolic names assigned to the interrupt control registers on the input module as COMMON.

#### 4.4.1 BASIC Task Example

The following is an example of a BASIC task that handles interrupts from channel u from the input module.

```
1000-1
1002 1 common data reglarations
1335 1
1004 COMMON ANALOG_INPUT_0%
                                        1 Data from channel 3.
1005 COMMON SCH_C IANNEL_C%
                                        1 Interrupt statue & control 0
1010 COMMON COLIC ENABLE OG
                                        ) Gommon dock erreblerC
1013 COMMON COLK_ENABLE_ GF
                                        V Sammon dock chable 1
1020 COMMON DEDATE_HML_C%
1025 COMMON NPUT 0 FETERSS
                                        <sup>1</sup> Uppate period for channel 0.
                                        ( into it lifer for channel 0.
1100 1
1150 ! local data peclarations
11/5 1
1200 LOGAL ANALOG VALUES.
                                       CAnalog value
2000 1
2001 Isot up the conversion parameters
23 P 1
2011 NPUT_0_FLTER% = 2
                                        179 radiace filter
2900 !
2450 1 The following statement comments meaning CHANNEL U. EVENT.
3000 1 to the interrupt defined in ISOS, CHANNEL OS, The event name-
3001 - ! should be as mean rightlias bassible. The watchdog timeout has
3302 1 been set to 1.4 clock Toke (£63 msec), 1 Tok
3003 I equals 0055 accords If the time between
3004 1 Interrupts expects this value, a bus error will
3005 [ be indicated on the processor's LED and the system.
3306 1 will be stopped. For an resinhancetion refer to-
3007 - 1 The Enhanced BAGIC Instruction manual (J. 2675).
3008 !
3010 EVENT NAME-O IANNEL U EVENT, &
INTERRUPT STATUS-ISOP CHANNEL (% TIMEOUT-120)
4000 1
4301 JFDATE_TIME_0% = 1000 \Convertevery Seconds
1302 1 The following statements enable "common clock" on this monote.
4003 I. If there is more litter, one interrupt task in a chassis, the
4004 1 fask that enables common clack" should a ways be the lowest
4305 | priority task.
4308 1
4010 COLK_ENABLE_0% = 1 AUE
                                        ', lum on the clock.
5300 1
5001 1 Flace any accitional criticization statements have
5002 1
6000 !
6001 1 The rest statement synchronizes the task with the external.
8002 1 event via the interrupt. Task execution will be suspericed.
6008 - 1 until the interrupt occurs in this task is the highest
600M !
        priority task waiting to execute at the time of the
8005 I in empty I will become active If it is not the highest
6006 1 priority task, h will remain suspended until al higher
6337 1
        priority tasks have executed, at which point it will become
8008 J Adice.
1 9008
6010 WAIT ON CHANNEL_0_EVENT
7300 1
7001
7302 3 The next statement performs the interrupt service routine-
7203 1
7010 ANALOG_VALUES - ANALOG_INPUT_05
8000 GO 0 60°C
10000 LNE
```

#### 4.4.2 Control Block Task Example

The following is an example of a control block task that handles interrupts from channel 1 of the input module.

```
10001
1001 1 common data declarations
1305 1
1004 COMMON ANALOG_ NPU1_1% / Data hom channel 1
1005 COMMON SCR_CLANNE__178 / Interrupt status & control 1
1010 COMMON COLK ENABLE DR
                                      1 Gamman doox enable 0
1013 COMMON COLK_ENABLE_1C
                                      1 Camman daak cnable 1
1020 COMMON DEBAIL_TML_1%
1025 COMMON_NPUT_1_FUTER%

    Jodate per od rer channel 1

                                      Simple files is channel t
1200 1
1900 1 local data deplarations
1200 1
1401 LOCAL
                LOOP GAINS.
                                      (Gain of a mailting
1-02 JOCAL
                OFFSETS.
                                      1 Amplifies offset
1405 JOCAL
                NOHM ANALOG IN% Analog value
1500 1
2000 1
2001 1 set up the conversion parameters.
2332 1
                                       Conved every 50 milliocon de
2010 JPDATE TIME 15: - 100
2011 NPU1_1_TL CRS = 2
                                      179 rad/sep filter
3339.1
3001 I. The following statement connects the name SHANNEL 1. EVENT.
3002 1 to the interrupt defined in ISCH_CHANNEL_ %. The event name
2003 1 should be as meaningful as possible. The watchdog timeou, has
3004 I been set a 12 clock ticks (b) meet; If the time between
3005 1 Interrupts exceeds this value, a bus error will
3006 1 be neisated on the processor's LED and the system
3307 J. will be etcopped. For more information refer to the
3008 1 Enhanced BASIC Language Instruction Manual (US875)
3309 !
3010 EVENT NAME-CLIANNEL 1 EVENT. &
INTERPUPT STATUS-ISOT CHANNEL 1% TIMEOUT-12
4000
4001 I. The following statements enable, common clock? on this module.
4002 1 fitthere is more than one interrupt task in a chassis, the
4003 11 task hat enables "common clock" should enables be the lowest
4004 1 priodly bask.
4005 1
4010 COLK_ENABLE_CG = TRUE
                                      ), ium or the dock
1041 COLK ENABLE 16 - TRUE
                                      A 2 set time on both output-r.
5000 1
5001 ! Floce additional initialization software here
5312 1
6000 1
6001 - ! The next statement synchronizes the task with the external
6002 1 event via the interrupt. Task execution will be suspended.
8003 - Lundi their lenupt occurs of this task is the highest
6004 - I priority wat no to execute at the time of the interrupt if
6005 [] will become active. If the not the highest priority task lit
8008. Liwit emain auspended uptit at high er prior ty tasks have
8007 I executed at which point it will become active.
8305
8010 CALL SCAN LCOP( TICKSHU EVENTHCHANNEL 1 EVENT)
7000 1
7001 1
7002 []. The next elatemente beform the interrupt service routine.
      GALL AMPLIFIER (INPUT) - ANALOG_ NPUT_1S) &
7310
       GAIN1-LOOP GAINE, INPUT2- OFFSETE, LOOP GAINE &
       OUTPUT-NORM ANALOG INSE
10000 END
```

# 4.5 Restrictions

This section describes limitations and restrictions on the use of this module.

#### 4.5.1 Writing Data to Registers

Hegistera 0-4 are read only and may not be written to by the sppi cation activate. Attempts to write to them will cause a bus error (acvere aystem error). The following are exemples from error and that write to the module and should therefore be avoided:

- Reterencing the module on the left alon of shiequal alon in a LFT statement in a control block or SASIC task.
- Beferencing an analog input as an output in a control block function.

## 4.5.2 Use in Remote I/O Racks

I his module must not be used in elremote rack. A processor module must be located in the same rack as this 2 Grannel Analog input module.

#### 4.5.3 Initializing or Updating Filter Registers

A minimum of 5.9 msec. is required between programming statements used to initialize or update the filter registers (8 and 10).

# 5.0 DIAGNOSTICS AND TROUBLESHOOTING

This section explains how to troubleshoot the module and field connections,

## 5.1 Incorrect Data

Problem: The pasts is either always off, a ways on, or different then expected. The possible causes of this are a module in the wrong clot, a programming error, or a malfunctioning module. It is also possible that the nput is either not wired or wired to the wrong device. Use the following procedure to isolate the problem:

Step 1 Verify that the input module is in the correct slot and that ... the FO cell titlions are correct.

> Refer to figure 3.2. Varily that the slot number being referenced agrees with the slot number defined in the configuration task. Varily that the register number and the bit number are correct.

Step 2. Verily that the module can be accessed.

Connect the programming to minal to the system and run the Resource Software. Use the I/O MONITOH function to diaplay the eleven registers on the input module.

Step 3 Verily that the user application program is connect.

Verily the application program has defined as COMMON any symbolic names associated with the module.

Vorify that an update period has been written to registers 7 and 8. Remember that each count is .0000 seconds (500 µaccords). This value specifies the frequency with which the analog values will be converted to digital numbers.

Verily that common clock has been turned on. The uppermost LED on the 'acceptate of the module should be lit. If common clock is not present on the cackplane, the module will not convert the analog inputs to dig tal values. If common clock is originating from this module, remember that bit 6 in registers 5 and 6 must be set.

Verify that the input filtera in registers 9 and 10 have been set to the proper values for the signsta connected to the module. If the litter values are set too fow, the filters will remove useful signst information. If they are set too high the module may convert noise instead of the solual signal.

Step 4 Verily that the input is wirse to the correct device.

Verily that all connections at the terminal strip are tight. Refer to 1gure 0.1 for typical field connections and Appendix C for terminal strip connections. Make sure that each input channel is wired to the correct field device.

Connect a volimeter to the proper points on the terminal strip and confirm that the external device is generating the correct voltage or current.

Gheck the sable continuity between the face alate and the terminal strip.

Step 5. Verily that the hardware is working correctly.

With a voltmeter connected to the proper points on the terminal strip, generate a series of eliferent voltages or currents. Verify that registers 0 and 1 contain eligits) values are proportional to the input voltages. If the cligital values are incorrect, perform the following operations:

Systematically swap out the input module and the processor module(s). If the problem densists take all of the modules exceptione processor module and the input module out of the backplane. If the problem is now corrected, one of the other modules in the rack is maturated ing. Recented the cher modules on at a time until the problem reacposes. If none of these tests modules the problem, replace the backplane.

# 5.2 Bus Error

Problem: A '31' or '51' through '58' appears on the Processor module's L-3. This error message indicates that there was a dus error when the aystem stiempted to scoess the module. The possible causes of this error are a missing module, a module in the wrong slot, or a meltunctioning module. It is also possible that the user has afterprior to write to the wrong registers on the module. Use the to lowing procedure to solate a bus error:

 Verify that the input module is in the correct slot and that the PO definitions are correct.

> Pater to Tigure 3.2. Verify that the slot number being referenced agrees with the slot number defined in the configuration task. Verify that the register number is in the range 6-10.

Step 2. Verify that the module can be accessed.

Connect the programming terminal to the system and run the ReSource Software. Use the I/O MONITOR to display the cleven registers on the input module.

If the programmer is able to monitor the inputs, the problem lies in the application activate (proceed to step 3). If the programmer cannot monitor the inputs, the problem lies in the hardware (proceed to step 4).

Step 3. Verify that the user spollcation program is correct.

Registers 0 thru 4 of the input module cannot be written to. If a DASIC task caused such a bus orror, the error log will contain the statement number in the task where the error occurred. If a control block task caused the error, you will need to search the task for any instances in which you write to an input.

Step 4. Verily that the hardware is working correctly.

Verify the hardware functionality by systematically swapping out the input module, the processor module(s), and the backplane. After each awap, if the problem is not corrected, replace the pright liter before swapping out the next item.

# 5.3 Interrupt Problems

Problem: No interrupts at all or too many (unexpected) interrupts algorithed by error codes being displayed on the faceolate of the Processor module. Go through the following steps first before going on to the more specific broubleshooting steps.

Step 1 Verify that the input module is in the correct slot and that the PO and utilious are correct.

> Refer to 1 gure 0.2. Verily that the alot humber being referenced agrees with the alot number defined in the configuration.

Verify that the configuration task contains the proper interrupt control definitions.

Step 2 Verily that the user application program is correct.

Verily that the application program that uses the symbolic names assigned to the module in the configuration task has defined hose names as COMMON.

Compare your interrupt task with the examples given in sections 4.4.1 and 4.4.2. Make sure that the sociona above in the examples are performed in the same order in your precism.

#### 5.3.1 No Interrupts

Problem: The program ones not execute but no error opens are disalayed on the Processor module faceplate. If interrupts are never race vec, by the application program and the watchcog fitneout parameter in the event definition was disabled, the program will never executes.

The watchdog timer for this module must rever be disabled. Before you can determine why the program dio not execute, you must first set the timeout persmeter in the event definition. But the program again and proceed to section 6.3.2.

#### 5.3.2 Hardware Event Time-Out

Problem. All tasks in the chassis are stopped and error code \*12' appears on the faceplate of the processor module. The interrupt has either never occurred on is occurring at a slower frequency than the value specified in the "timeout" parameter in the event definition. Use the following procedure to isolate the problem.

Step 1 Verify that the timeout value is set correctly.

Check the value specified in the "timeout" parameter in the event definition. The unit is in ticks. Each tick is equal to 5.5 msec. The timeout value should be at least 2 ticks greater than the interrupt frequency. It can reasonably range up to 1.5 times the interrupt frequency.

- Step 2 Verily that the user application program is correct.
  - Beview the examples in section 4.4. Make certain that commonic rick has been enabled.

Step 3. Verily that the hardware is working correctly.

Systematically awap out the input module, the processor module(s), and the bookplene. After each swap, if the problem is not corrected, recisive the original item before swapping out the next tern.

#### 5.3.3 Hardware Event Count Limit Exceeded

Problem: All tasks in the chassis are stopped and error code "1b" appears on the faceplate of the processor module. A hordware interrupt has occurred but no task is waiting. Use the following processing to isolate the problem.

Step 1. Verily that the user application program is correct.

Verify that your interrupt reaconse task contains either s. "WAIT ON event" or "CALL SCAN\_LOOP" statement that will be executed. Gheck carefully to befarmine whether a higher profity task is preventing the interrupt response task from running. Make certain that the ordering of your statements agrees with the examples in section 4.4 and that the lowest priority task enables common clock

Step 2. Verify that the hareware is working correctly.

Systematically swap out the input module and the processor module(s). If the problem persists, take all of the modules expect one processor module and the input module out of the backpane. If the problem is now consistence one of the other modules in the tack is malfunctioning. Be connect the other modules one at a time truth the problem reappears. If more of these tests reveals the problem, replace the backplane.

#### 5.3.4 Illegal Interrupt Detected

Problem: All tasks in the chassis are stopped and enter code "1F" appears on the faceplate of the processor module. A hardware interrupt has occurred but no event has been defined. Use the following procedure to solate the problem.

Step 1. Verify that the user spolication program is correct.

Verify that your interrupt response task contains an "EVENT" statement to be executed. Check carefully to determine whether a higher priority task is preventing the interrupt response task from running. Make sure that the ordering of your statements agrees with the exemples in section 4.4.

Stap 2. Verily that the hardware is working correctly

Systematically awap out the input module and the processor module(s). If the problem paralata, take all of the modules out one processor module and the input module out of the lockplane. If the problem is now corrected, one of the other modules in the rack is mellunctioning. Re-connect the other modules one at a time until the problem reacpears. If none of these tests reveals the problem, replace the backplane.

# Appendix A

# **Technical Specifications**

## **Ambient Conditions**

- Storage temperature: -400 650
- Operating temperature: 0C 60C
- Itumidity: 5 90% non-condensing.

## Maximum Module Power Dissipation

25 Watts

## Dimensions

- Height 11.75 inches
- Wieth: 1.25 Inches
- Depth: 7.375 inches.

## System Power Requirements

+6 volts: 30a0 ma

## **Isolated Power Supply**

- +15 voita; 25 ma
- \*5 vo ta: 25 ma.
- Accuracy, ±1%
- Thermal Drift: ±.01% per degree C.

## Analog/Digital Converter

- Number of input channels: 2
- Repeatsbility: 1 LSB = 025%.
- Linearity: <u>-</u>.082% <u>-</u><sup>1</sup>/<sub>2</sub> LSB
- Thermal drift: .015% per degree G
- Olfset, -79 n/v -55 m/ max
- Update period, 500 micro-seconds to \$2,767 seconds
- Two inputs per isolated common
- 600 volt solation

# Appendix B



# Appendix C

# **Field Connections**

Conn. Pin No.	Function
1	±10 Volts Channel 0
2	_1 Vol: Channel 0
a:	common
4	
S	- 1 Vol: Channel 1
6	common
7	no connection
đ	- +16 Volts isolated
\$	ເວກາຫວດ
10	- 15 Volts isolated

Note: 1 This input may be modified to accept <u>-</u>5 volts by connecting a 22 1K of minestetor between terminate 1 & 2 or 4 & 5

Note: 2 This input may be modified to accept a <u>1</u>20 ma current signal by connecting 51 chm realator between terminals 2.8.5 or 5.8.6.

# Appendix D

# **Related Components**

57C371 - Tenninal Strip/Cable Assembly

This assembly consists of a termine latip, cable, and mating connector. It is used to connect field signals to the tacep ate at the input module.



# Appendix E

# Defining Variables in the Configuration Task

## Local I/O Definition

This section describes how to configure the output module when it is located in the same tack as the processor in odule that is referencing it. Before the figure below. Note that this procedure is used only if you are using the AutoMax Programming Executive software version 2.1 or parties.



Module in a Local Back

## 16 Bit Register Reference

Use the 'ollowing method to reference a 16 bit register as a unit. Analog input data update period, interrupt control, and it ter selection registers are typically referenced this way. The symbolic name of each register should be as meaning ut as possible.

rinnin IODEF SYMBOLIG\_NAMES, SLOT=a, REGISTER=1

#### Bit Reference

Use the following method to reference individual bits on the module. Common clock atstue and control bits are typically referenced this way. The symbolic name of each bit should be as meaningful as possible.

rnmin IODEF SYMBOLIC\_NAME(#) SLOT=s, REGISTER=s, BIT=b] where:

nonin - SASIC statement number. Ibla number may range from 1-32767.

SYMBOLIC\_NAME'S - A symbolic name chosen by the user and ending with (%). This indicates an integer data type and all references will access register "".

SYMBOLIC\_NAME@ - A symbolic name chosen by the user and ending with (@). This indicates a boolean data type and all references will access bit number "b" in register ">".

SLO  $\rightarrow$  Slot number that the module is plugged into. This number may range from 0-13,

REG STER - Specifies the register that is being referenced. This number may range from 0-10.

BIT - Used with boolean data types only. Specifies the bill in the register that is being referenced. This number may range from 0-15.

## Examples of Local I/O Definitions

The following statement assigns the symbolic name POSITION's to register 0 of the input module located in slot 4:

1020 ICDEF POSITION% SLOT-1, REGISTER-0]

The following statement assigns the symbolic name CCLK\_ON@ to bit 8 of register 4 on the input module located in slot 7: 2050\_IODEF\_CCLK\_ON@1\_SLOT=7\_REGISTER=1\_BIT=8]

## Sample Configuration Task

The following is an example of a configuration task for the input incluie:

```
10400
1001
1012
DMR:
          wiskeping.le
1044
       TO CE ANALOGEN 31, WHIS DE 4, 3 GER 3, 5
1003
1090e
       10.01 - ANALOG_NRO_15[SL01+4, 450(6), 4+1
1014
1011
          common tient, mable
018
101: IODEF OCLK_ENABLE_03/[SL0T=4, RE91815R=5, BIT=8]
1030
          A/C update period.
102
10422
      IOSEF UPDATE THE XX/SLCT=4. FESISTER=7.
IOSEF UPDATE THE 1%/SLCT=4. FESISTER=6.
1020
1026
19.50
1991
          i publikest
1025
      10.0 IMDED_11.03.6.01-4,0.051_4-8[
100EF INFUT_1_FLIERX(SLOT=4, RE9 STER=1.)
13.15
109c
1000
10.5
          Place any and Londi configuration sintemants bera-
111-12
COUL END
```

#### Sample Configuration Task Defining Interrupts

The following is an example of a configuration task for an input module defining Internucta:

```
1007
1001
           what inputs
118.12
      IODER ANALOG NRUT 04(8L0T=4, 859(3TER=0)
IDDER ANALOG_NRUT_UN(SIDE 4, 859(3TER=0)
1002
1090
IDDC:
1011
          interrupt states 8 control registers tased by the use of ig sys (
1015
      IDD SCH_CHAAMI_CS(SDI -7, DCISTIO-5,
IODEF SCH_CHAAMEL_14(SLCT=4,REGISTER=K)
101.5
1016
1030
102
           communication enable.
1022
       100EF 00_K_EN/8LE_0%[8L0T=4, 39913TER=3, EFT=6]
1003
12.20
10.2
          A-C update periods
10862
       10DEF UPDATE TIME 23(SLCTL-4, FEDISTERLT)
1037
       10.1
                TO BALL MELENER CLASSED BLUE N
13.3"
1940
1041
          itp.tfibers
1045
      10.2L IN UT_2_111174 Stot=4, (14.5E1_149)
102EF INFUT_1_FLTERS(3.2T=4, RE9 STER=13)
IDM:
1046
10.70
           Here any end to related genotes states with here
1051
1062
      ENT
2007
```

This assupts configuration defines all of the information most commonly used on the module. Ornit from your program any definitions you do not need to use

## For additional information

1 Allen-Bradley Drive Mayfield Heights, Ohio 44124 USA Tel: (800) 241-2886 or (440) 646-3599 http://www.reliance.com/automax

seven actives before the company

European Hankaparan Indonesi Kalamata, 20 Milani, Mataran Anna, Lak 140, Minanina, M. 1920-500, 1991, 1993, 1493, 1492, 1202, 1493

Hankgueren for Allen-Bredley Protoco, Rockwall Software Produce, and Othel Manaface day Solution. Ann war behavel faithere, an Eur Soull dava die an Helwaten. W 2004-2008 Eds hier (144-2002) (Eds 1000) (Eds 20 Roch Hell, SadVille, Allen Helman, and Protocol and Allendon, and Eur Charles and Allendon (Eds 2004) (Eds 20 Allendon (Eds 2004) (Eds 2004)

Hestigenten fin Belgened Belgen Rieden Rechten Kannon Briterie Janwar zu DAB festar Gazy Gewelle, 2008/94817 J. St., het (1404/32/4000, het (1704/32/200 Bezen Mide, Belf-Miter Robert Auforation, 54 (1809) (2007) Belgen Briterie J. Belgen St. (1809) St. J. Hestik 2011/201 Miterie Belgen Robert Auforation, 16 (1907) (2007) St. (1907) Belgen Belgen Belgen Belgen St. (1907) St. J. Hestik 2011/2011

7.Maxim K022-7-Alternier (KIP) — Capyigh & 2018 Robert Dourssion, 15., A high moment. Final in U.S.A.